P

Powerlattice

Integrated power-delivery chiplet for compute

Overview

PowerLattice develops power delivery chiplets that sit in the processor package to provide voltage regulation directly at the compute die. The chiplet packages miniaturized on-die inductors, voltage control circuits, a vertical packaging design, and a programmable software layer on a single silicon die to move power delivery closer to the compute core. This near-die integration differs from typical power management by delivering regulatory functions inside the chiplet itself, enabling substantial energy savings and easier scaling across AI accelerators, GPUs, and data-center CPUs. The goal is to improve efficiency and performance for next-generation compute by offering modular, near-die power regulation to hyperscalers, OEMs, and system integrators, with early sampling and trials planned for 2026.

Funded Recently

Work here?Claim your company

About Powerlattice

Simplify's Rating
Why Powerlattice is rated
C
Rated C on Competitive Edge
Rated C on Growth Potential
Rated C on Differentiation

Industries

HardwareIndustrial & ManufacturingEnergyAI & Machine Learning

Company Size

11-50

Company Stage

Late Stage VC

Total Funding

$111M

Headquarters

Vancouver, WA

Founded

2023

Get referred to Powerlattice

See people who can refer or advise you

Simplify Jobs

Simplify's take

What believers are saying

  • Powerlattice raised $86 million by October 30, 2026, leaving $25 million unfilled.
  • The company says its chiplet cuts compute power needs by more than 50%.
  • Pat Gelsinger's board role and Playground Global backing improve enterprise credibility.

What critics are saying

  • Powerlattice still lacks customer design wins, commercial shipments, and revenue disclosures.
  • Vicor, Navitas, and Infineon already sell adjacent power-delivery solutions to GPU makers.
  • If the monolithic IVR misses reliability targets, hyperscalers will bypass Powerlattice entirely.

What makes Powerlattice unique

  • Powerlattice integrates voltage regulation, transistors, and inductors into one monolithic chiplet.
  • Its October 26, 2026 demo targeted AI-accelerator load spikes, not generic power rails.
  • Programmable Power Array lets multiple chiplets synchronize for different accelerator packages.

Help us improve and share your feedback! Did you find this helpful?

Funding

Total Funding

$111M

Above

Industry Average

Funded Over

2 Rounds

Late VC funding comparison data is currently unavailable. We're working to provide this information soon!
Late VC Funding Comparison Coming Soon

Benefits

  • Health Insurance
  • Dental Insurance
  • Vision Insurance
  • Stock Options
  • Hybrid Work Options

Growth & Insights and Company News

6 month growth

17%

1 year growth

0%

2 year growth

0%
Techflier
Nov 1st, 2026
Powerlattice quietly banks $86M to move voltage inside AI packages.

Powerlattice quietly banks $86M to move voltage inside AI packages. The Vancouver, Washington chip startup sold most of a planned $111M equity offering in two weeks, according to an SEC filing. Last updated: November 1, 2026 2:43 am Powerlattice, which designs silicon for AI power delivery, has quietly banked $86 million of a planned $111 million equity sale, per a regulatory notice filed with the Securities and Exchange Commission on October 30. Eighteen accredited investors put money in, and $25 million is left to sell, the Form D indicates. The company has not commented publicly, and the filing names neither backers nor round structure. Its technology attacks a problem every AI cluster faces: getting power into the processor without burning a share of it as heat. Motherboard traces that carry current from distant regulators turn much of it into waste energy. Powerlattice instead tucks micro-regulators inside the chip package, delivering voltage vertically at the point of load, and claims that design can cut total compute power needs by more than 50%. An October 26 demo, per the company, showed off a voltage regulator chiplet billed as the industry's first monolithic part of its kind. The silicon ran an emulation rig built to stress it with spiky electrical loads. The team behind it, Peng Zou, Gang Ren and Sujith Dermal, three semiconductor veterans, incorporated the company in 2023. An earlier $31 million had been raised, among it a Series A of $25 million unveiled in November 2025 that put former Intel chief executive Pat Gelsinger on the board. Power delivery has become one of the tighter constraints on data center buildouts. At a kilowatt per package, distribution losses turn into both an electricity bill and a cooling problem, and a package-integrated part can answer load swings faster than a board-level component. The money arrives while investors hunt for silicon that eases power limits instead of adding compute that stresses them further.

GeekWire
Oct 30th, 2026
Powerlattice raises $86M to cut AI chips' power demands, filing shows

Powerlattice, a Vancouver, Washington-based startup that makes chips to cut the power demands of AI processors, has raised $86 million, according to a US Securities and Exchange Commission (SEC) filing on Friday. The filing shows the company is seeking $111 million, with 18 investors so far. It does not name the investors or the round. Before this, Powerlattice had raised $31 million, including a $25 million Series A led by Playground Global and Celesta Capital. Its power delivery chiplet sits inside the processor package and shortens the path current travels. The company says this can cut energy use by more than half and boost performance. Earlier this week, it demonstrated what it calls the first monolithic integrated voltage regulator chiplet.

工商時報
Oct 27th, 2026
Pat Gelsinger leads six startups to Taiwan as Playground connects AI computing supply chain

Pat Gelsinger leads six startups to Taiwan as Playground connects AI computing supply chain 2026.10.27 10:19 Commercial Times, Chang Chia-jui As AI computing demand continues to expand, bottlenecks in power, memory, and data transmission are emerging, and Silicon Valley deep-tech venture capital firm Playground Global is expanding its collaboration with Taiwan's supply chain. Former Intel CEO and Playground partner Pat Gelsinger, together with partner Peter Barrett, brought six portfolio companies to Taiwan on the 27th to present their latest developments, covering AI memory, power management, optical communications, and advanced packaging, seeking to combine Taiwan's manufacturing strength to accelerate commercialization of new technologies. Gelsinger said Taiwan has precision manufacturing, technological innovation, and rapid execution capabilities, making it a key hub for moving forward-looking technologies from R&D to scaled production. Playground is visiting Taiwan for the second consecutive year and will continue to deepen cooperation between its startups and Taiwan's technology ecosystem. During the trip, it also co-hosted an industry exchange dinner with Hon Hai Chairman Young Liu to strengthen long-term cooperation between the two sides. Peter Barrett noted that AI, quantum computing, and cryogenic computing are driving changes in computing architectures, and Taiwan's deep technology and manufacturing foundation will play a key role in the development of next-generation computing. In optical communications, Ayar Labs opened an office in Hsinchu to deepen cooperation with Taiwan manufacturing and packaging partners. It has raised a total of US$650 million this year, with strategic investors including MediaTek and Wiwynn; the funds will be used for product development, validation, and production preparation to advance deployment of co-packaged optics (CPO) technology. Ayar Labs' cooperation with Taiwanese companies has also produced concrete results. Wiwynn, Global Unichip Corp. (GUC), and Ayar Labs demonstrated an integrated optical computing system at this month's OCP Global Summit, combining GUC's ASIC, Ayar Labs' TeraPHY optical engine, and SuperNova light source, and presented real-time monitoring data. The collaboration has advanced to the system integration and functional validation stage, laying the foundation for subsequent rack-level deployment. Power management startup Powerlattice showcased a single-chip integrated voltage regulator (IVR) chiplet that moves the final power delivery stage closer to the processor, integrating the controller, power transistors, and on-chip magnetic thin-film inductors to reduce transmission losses and meet the rapidly changing load demands of AI accelerators. The company said that by more tightly integrating power delivery and computing, its technology can reduce compute power consumption by more than 50%, increasing available compute within existing data center power budgets. In advanced packaging, Syenta showcased for the first time the application of localized electrochemical manufacturing (LEM) technology across an entire wafer, using a stamp to perform localized copper deposition that takes only a few minutes per deposition. This step does not require traditional lithography and targets high-resolution copper interconnect needs. Its platform is also being designed for large-area panel manufacturing, with subsequent efforts to advance process scaling and mass-production applications. Nagare Labs, making its first public appearance, was co-founded by Georgia Tech scholars Suman Datta and Shimeng Yu and targets AI systems' demand for high-density, high-performance memory. The company emphasized that its new technology is compatible with existing silicon processes and does not rely on special materials, and can be combined with Taiwan's semiconductor manufacturing system to advance further development. Another optical interconnect startup, PicoJool, completed a US$27.5 million Series A round, bringing total funding to US$39.5 million, and will expand its micro vertical-cavity surface-emitting laser (microVCSEL) product lineup. In June this year, the company launched 200G VCSEL and MicroVCSEL product families; the 200G products have a bandwidth exceeding 37 GHz, providing a technology option for AI data centers to build 1.6T optical interconnects. Snowcap is targeting longer-term superconducting computing and has demonstrated working superconducting devices on 300 mm wafers manufactured using a foundry's CMOS process, advancing toward high-density, large-scale digital circuit development. The company aims to reduce AI computing energy consumption and hopes in the future to lower the power required for large-scale AI computing from the GW level to the MW level; this remains a technology development goal.

Business Wire
Nov 18th, 2025
PowerLattice Raises $25 Million to Break the AI Power Wall

PowerLattice raised $25M led by Playground Global and Celesta. The company’s chiplet cuts compute power needs by >50%, breaking the "AI power wall."

Recently Posted Jobs

Sign up to get curated job recommendations

Powerlattice is Hiring for 8 Jobs on Simplify!

Find jobs on Simplify and start your career today

Don't see your dream role? Check out thousands of other roles on Simplify.Browse all jobs