Facebook pixel

FPGA/Emulation Engineer
Confirmed live in the last 24 hours
Locations
Austin, TX, USA
Experience Level
Entry
Junior
Mid
Senior
Expert
Desired Skills
Atlassian
C/C++/C#
Git
Python
Verilog
FPGA
Requirements
  • BSEE or BSCE with 6-8 years of SoC design, verification, or related work experience and 3+ years of experience of FPGA design, bring-up, debugging, and verification
  • In-depth knowledge of top-down FPGA development process with recent experience with FPGA-based prototyping on a platform comprising one FPGA
  • Expertise with both Intel Quartus Prime Pro and Xilinx Vivado design tools
  • Solid understanding of FPGA tool flows from RTL to bitstream
  • Some familiarity with programming in C language
  • Familiarity with source code control systems (git) required
  • Hands-on lab bring-up experience, debug, and instrument usage
  • Excellent documentation skills
  • Familiarity with Atlassian project management tools
  • In-depth experience writing Verilog code
  • Experience with Stratix 10 FPGA platforms: boards, debug, performance and throughput tuning
  • Familiarity with Xilinx Artix 7 FPGAs
  • Experience with System Verilog verification environments
  • At least essential hands-on experience with Cadence simulation tools
  • Proven design validation skills
  • ARM Micro-architecture
  • Good analytical skills
  • Experience with Python
Responsibilities
  • Implement and debug FPGA designs on a Stratix-10 development board using Intel Quartus design tools
  • Implement and debug FPGA designs on internally developed test platforms using Xilinx Vivado and ISE tools
  • Support a regression test suite consisting of system-level test cases to validate updated FPGA builds
  • Assist development teams in reproduction, triage and debug of issues
Ambiq

201-500 employees