Lead Core Regression Debug Engineer @ Tenstorrent

INACTIVE

Full-Time

Lead Core Regression Debug Engineer

Posted on 7/19/2023

Tenstorrent

201-500 employees

Builds next-generation computers for AI applications

Hardware

AI & Machine Learning

Senior, Expert

Austin, TX, USA

Required Skills

Verilog

Python

Perl

VHDL

C/C++

Requirements

BS/MS/PhD in EE/ECE/CE/CS with at least 10 years of experience
Strong background and experience with high performance OOO CPU microarchitecture
Experience and understanding of one or more ISAs - x86, ARM or RISCV
Significant experience debugging RTL and DV in a simulation environment, proficient at waveform and log file based debug
Experienced with assembly, C/C++ and UVM based stimulus generation targeting both ISA and microarchitectural scenarios
Familiar with simulation, formal and emulation environments
Hands-on with scripting (Python, PERL)
Experience with hardware description languages (Verilog, VHDL) and simulators (VCS, NC, Verilator)
Strong problem solving and debug skills across various levels of design hierarchies

Responsibilities

Functional verification with emphasis on core level regression debug and triage for simulation and emulation regressions
Hands-on debug for core level failures. Propose and implement stimulus enhancements and debug capability improvements for core, cluster and chip level testbench environments
Primary owner for driving bug hunting using all available stimulus generators. Analysis of bugs found and proposing not only stimulus but also configuration and coverage changes
Drive core level regression environment enhancements to improve the overall productivity for the team
Develop detailed core level verification plans by understanding both ISA and microarchitectural specifications for the design
Support design deployment across simulation and emulation platforms
Develop random and directed stimulus that spans pre-silicon, emulation and post-silicon domain
Work with design, test and post silicon validation teams to ensure high quality delivery of the entire CPU core / cluster

Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors. Our diverse team of technologists have developed a high performance RISC-V CPU from scratch, and share a passion for AI and a deep desire to build the best AI platform possible. We value collaboration, curiosity, and a commitment to solving hard problems. We are growing our team and looking for contributors of all seniorities.

Lead CPU verification engineer driving core level regression debug, triage and responsible for the functional sign-off for the core.

Responsibilities

Functional verification with emphasis on core level regression debug and triage for simulation and emulation regressions
Hands-on debug for core level failures. Propose and implement stimulus enhancements and debug capability improvements for core, cluster and chip level testbench environments
Primary owner for driving bug hunting using all available stimulus generators. Analysis of bugs found and proposing not only stimulus but also configuration and coverage changes
Drive core level regression environment enhancements to improve the overall productivity for the team
Develop detailed core level verification plans by understanding both ISA and microarchitectural specifications for the design
Support design deployment across simulation and emulation platforms
Develop random and directed stimulus that spans pre-silicon, emulation and post-silicon domain
Work with design, test and post silicon validation teams to ensure high quality delivery of the entire CPU core / cluster

Experience & Qualifications

BS/MS/PhD in EE/ECE/CE/CS with at least 10 years of experience
Strong background and experience with high performance OOO CPU microarchitecture
Experience and understanding of one or more ISAs - x86, ARM or RISCV
Significant experience debugging RTL and DV in a simulation environment, proficient at waveform and log file based debug
Experienced with assembly, C/C++ and UVM based stimulus generation targeting both ISA and microarchitectural scenarios
Familiar with simulation, formal and emulation environments
Hands-on with scripting (Python, PERL)
Experience with hardware description languages (Verilog, VHDL) and simulators (VCS, NC, Verilator)
Strong problem solving and debug skills across various levels of design hierarchies

Multiple geographies: Austin, Santa Clara, Bangalore

Tenstorrent offers a highly competitive compensation package and benefits, and we are an equal opportunity employer.

Due to U.S. Export Control laws and regulations, Tenstorrent is required to ensure compliance with licensing regulations when transferring technology to nationals of certain countries that have been sanctioned by the U.S. government.

As this position will have direct and/or indirect access to information, systems, or technologies that are subject to U.S. Export Control laws and regulations, please note that citizenship/permanent residency information and/or documentation will be required and considered as Tenstorrent moves through the employment process.

Tenstorrent

View

Website

View Company Profile

Tenstorrent, a global leader in AI computing, offers a unique work environment that fosters collaboration among experts in computer architecture, ASIC design, advanced systems, and neural network compilers. The company's competitive edge lies in its scalable RISC-V design, a testament to its commitment to technical innovation. With a diverse and inclusive culture spread across offices in Canada, the U.S., Belgrade, and Bangalore, Tenstorrent provides ample opportunities for growth and learning in the rapidly evolving AI industry.

Company Stage

Series C

Total Funding

$334.5M

Headquarters

Toronto, Canada

Founded

2016

Growth & Insights

Headcount

6 month growth

↑ 18%

1 year growth

↑ 72%

2 year growth

↑ 161%

INACTIVE