Facebook pixel

Intern – Hardware Engineering
Confirmed live in the last 24 hours
San Jose, CA, USA
Experience Level
Desired Skills
  • Degree in Electrical or Computer Engineering, graduate level or compensating experience
  • Experience in basic projects in logic, ASIC, VLSI, and FPGA development
  • Comfortable in Verilog and SystemVerilog for development of simple and complex logic systems
  • Aware of ASIC design flow. Experience with some frontend design tools such as Incisive/NCSim, Genus/Design Compiler, STA with Tempus/PrimeTime, power analysis. Exposure to backend tools a plus
  • Exposure in to some major IP and protocols, such as SERDES, PCIe and DDR4
  • Familiar with the theory behind DFT, BIST, other DFx methologies
  • Good scripting skills (e.g. Python, Perl, TCL)
  • Familiarity with verification methodologies and emulation or prototyping experience helpful
  • Problem-solving and debug skills. Can decide the path to isolate a problem and can infer what a result means
  • Energetic. Self-driven. Good communication, organization, analytical, presentation and people skills
  • Does not wish to be confined to a small focused role. Driven to understand the big picture. Can easily switch gears and take on new and diverse tasks
  • Willing to learn and develop as an engineer
Cadence Design Systems

5,001-10,000 employees

Cadence Design Systems is a computational software company.
Company Overview
Cadence Design Systems is a computational software company.