Full-Time

Design Verification Engineer 2

Posted on 11/27/2024

HPR (Hyannis Port Research)

HPR (Hyannis Port Research)

51-200 employees

High-performance CMI software and hardware provider

Compensation Overview

$129k - $166k/yr

No H1B Sponsorship

Needham, MA, USA

In Person

Category
Hardware Engineering (1)
Required Skills
Verilog
FPGA
Linux/Unix
Requirements
  • BS/MS in Computer Engineering, Electrical Engineering, Computer Science, or related
  • 2+ years of experience in design verification for FPGAs or ASICs
  • Working knowledge of SystemVerilog for verification
  • Comfortable working in a Linux environment
  • Strong problem solving, debugging, and communication skills
Responsibilities
  • Verify and maintain high-performance FPGA compute and networking systems used in electronic trading
  • Contribute to the verification process from specification, test planning, and testbench development through execution and coverage closure
  • Partner with design engineers to review and execute comprehensive test plans
  • Create and maintain reusable verification components and testbenches written in SystemVerilog
  • Help improve our verification processes, tools, and methodologies
Desired Qualifications
  • Exposure to constrained-random verification techniques and functional coverage
  • Experience with industry-standard simulation and debugging tools (e.g., VCS, Verdi
  • Familiarity with computer architecture and digital design concepts
  • Knowledge of networking protocols (IP, TCP, UDP)
  • Some knowledge of C programming and scripting in Python and/or Perl
HPR (Hyannis Port Research)

HPR (Hyannis Port Research)

View

Hyannis Port Research provides a high-performance Capital Markets Infrastructure stack built on its Unimus framework for institutional financial firms. It combines software and hardware to support trading, clearing, and risk management, delivering an integrated platform that helps firms run faster with fewer systems and lower operating costs. It differentiates itself with a focused, low-latency stack and the Unimus framework, backed by an elite engineering team, including founder and CEO D. Amicangioli. Its goal is to help banks, clearing firms, asset managers, market makers, and exchanges execute trades quickly, manage risk, and streamline operations in fast-moving markets.

Company Size

51-200

Company Stage

Pre-seed

Total Funding

$2.3M

Headquarters

Needham, Massachusetts

Founded

2011

Simplify Jobs

Simplify's Take

What believers are saying

  • Supports over 80 global markets since 2019 expansion.
  • Recurring revenue from software, hardware, support services.
  • New Needham HQ established November 18, 2025, attracts talent.

What critics are saying

  • Exegy's gateways deliver 10x lower latency, eroding Citadel clients.
  • SS&C bundles risk management, squeezes HPR's $6.5M revenue.
  • CFTC March 2026 mandate triggers exodus to Vela systems.

What makes HPR (Hyannis Port Research) unique

  • Unimus framework powers HPR's comprehensive CMI stack for trading and risk.
  • Omnibot integrates market access, risk, data, and latency as IaaS.
  • Handles 10% U.S. equities, 15% Australia volumes daily.

Help us improve and share your feedback! Did you find this helpful?

Benefits

Employee Discounts

Company Social Events

INACTIVE