Simplify Logo

Full-Time

RTL Engineer-CPU Midcore

Confirmed live in the last 24 hours

Tenstorrent

Tenstorrent

201-500 employees

Develops AI/ML hardware accelerators and software

Hardware
AI & Machine Learning

Compensation Overview

$100k - $500kAnnually

Senior

Austin, TX, USA + 1 more

More locations: Santa Clara, CA, USA

Hybrid role based out of Santa Clara, CA or Austin, TX.

Category
Hardware Engineering
Electronic Hardware Engineering
Required Skills
Verilog
VHDL
Requirements
  • BS/MS/PhD in EE/ECE/CE/CS with at least 5 years of industry experience
  • Strong background and experience with high performance OOO CPU microarchitecture
  • Experience working on an x86, ARM or RISC-V based CPU
  • Architectural understanding of Rename, Scheduler, Reorder Buffer and Datapath for an Out of Order CPU
  • Expertise in logic design and ability to evaluate functional, performance, timing and power for your design
  • Strong experience with hardware description languages (Verilog, VHDL), simulators (VCS, NC, Verilator), Synthesis and Power tools
  • Expertise in microarchitecture definition and specification development
  • Strong problem solving and debug skills across various levels of design hierarchies
Responsibilities
  • RTL design and Microarchitecture of the Midcore unit for a from-scratch high performance CPU based on RISC-V ISA, working closely with the DV and PD team
  • RTL coding in Verilog leveraging on both industry tools as well as open-source infrastructure
  • Work with design, test and post silicon validation teams for high quality delivery.
  • Drive trade-offs for your logic by working closely with performance, DV and physical design engineers to craft optimal solutions that meet the design goals
  • Deploy innovative techniques for improving power, performance and area of the design, drive experiments with RTL and evaluate synthesis, timing and power results
  • Debug RTL/logic issues across various hierarchies (core, chip) in both pre-silicon and post-silicon environment
  • Enhance RTL design environment, tools and infrastructure

Tenstorrent specializes in developing high-quality AI/ML accelerators, including individual PCIe cards, workstations, servers, and ultra-dense Galaxy pods, featuring industry-standard chiplets and a modular RISC-V CPU. Their products also incorporate a BUDA software framework designed for open-source collaboration, enabling efficient and scalable hardware for deep learning applications.

Company Stage

Series C

Total Funding

$334.5M

Headquarters

Toronto, Canada

Founded

2016

Growth & Insights
Headcount

6 month growth

15%

1 year growth

39%

2 year growth

125%
Simplify Jobs

Simplify's Take

What believers are saying

  • The launch of next-generation Wormhole-based developer kits and workstations could attract a significant developer community, driving innovation and adoption.
  • Collaborations with industry giants like Hyundai and Rapidus indicate strong growth potential and access to advanced manufacturing technologies.
  • The introduction of specialized AI inference acceleration boards like the Grayskull e75 and e150 can capture a niche market in AI and machine learning applications.

What critics are saying

  • The competitive landscape in AI hardware is intense, with major players like NVIDIA and Intel posing significant challenges.
  • Dependence on strategic partnerships for advanced manufacturing and technology development could lead to vulnerabilities if these partnerships falter.

What makes Tenstorrent unique

  • Tenstorrent's use of RISC-V architecture in their AI processors offers a unique alternative to traditional x86 and ARM architectures, providing flexibility and open-source benefits.
  • Their focus on high-performance AI chips and scalable developer kits positions them as a key player in the AI hardware market, particularly for developers seeking robust multi-chip solutions.
  • Strategic partnerships with global entities like Rapidus and C-DAC enhance their capabilities in cutting-edge semiconductor technology and edge AI processing.