DSP ASIC/FPGA Design Engineer
Silicon Engineering
Posted on 3/15/2023

10,001+ employees

Designs, manufactures, & launches rockets and spacecrafts
Company Overview
SpaceX's mission is to make humanity multiplanetary. The company is working on a next generation of fully reusable launch vehicles that will be the most powerful ever built, capable of carrying humans to Mars and other destinations in the solar system.
Irvine, CA, USA
Experience Level
Desired Skills
Electrical Engineering
Hardware Engineering
  • Bachelor's degree in an engineering discipline
  • 1+ years of experience in SystemVerilog, Verilog or VHDL RTL design
  • Experience designing DSP and/or digital communication system datapath blocks
  • Experience in working with ASICs and/or FPGAs
  • Experience in designing DSP, digital communication system datapath blocks, and/or modem design
  • Strong programming and scripting skills in most of these languages: MATLAB, Python, C/C++, Perl, Tcl, Make, Bash
  • Understanding of clock domain crossing (CDC) techniques
  • Experience in FPGAs, evaluation boards, and knowledge of FPGA design flow
  • Understanding of different DSP architectures and tradeoffs (including transforms, filtering, sample rate conversion, etc.)
  • Knowledge of different digital modulation techniques (e.g. PSK, QAM, OFDMA, etc.)
  • Knowledge of wireless communications systems and standards (e.g. LTE, Wi-Fi, Bluetooth, etc.)
  • Knowledge of forward error correction (FEC) blocks, such as LDPC, Turbo Codes, convolutional/Viterbi, and Reed-Solomon codecs
  • Knowledge of industry standard interfaces, protocols, and architectures: PCIe, Ethernet, AMBA, DDR, etc
  • Experience in developing automated, self-checking test benches and/or UVM
  • Experience in EDA tools such as simulators (e.g. Questa), lint checkers (e.g. Spyglass), synthesis (e.g. Design Compiler), FPGA tools (e.g. Vivado)
  • Experience in formal verification and logic equivalence checking, knowledge of LEC tools (e.g. Formality)
  • Knowledge of power optimization, power estimation, UPF-based power verification
  • Experience in Git version control system
  • Knowledge of synthesis and static timing analysis, knowledge of timing closure techniques for high-speed designs, knowledge of STA tools (e.g. PrimeTime)
  • Experience in Atlassian collaboration and automation tools: JIRA, Confluence, Bitbucket, Bamboo, etc
  • Strong interpersonal/written/verbal communication skills and experience with cross-functional collaboration
  • Strong teamwork skills combined with ability to work autonomously as an individual contributor
  • High level of self-motivation and desire to be challenged and learn new skills
  • Strong problem solving skills with high attention to detail
  • Ability to work in a dynamic, fast-paced environment with changing needs and requirements
  • Ability to meet tough goals under high pressure and manage time effectively
  • To conform to U.S. Government space technology export regulations, including the International Traffic in Arms Regulations (ITAR) you must be a U.S. citizen, lawful permanent resident of the U.S., protected individual as defined by 8 U.S.C. 1324b(a)(3), or eligible to obtain the required authorizations from the U.S. Department of State. Learn more about the ITAR here
  • Participate in all phases of ASIC/FPGA design flow - from concept to mass production
  • Develop high-level design requirements and block-level micro-architectures, partition design within ASIC/FPGA, and create specification documents
  • Develop RTL designs using SystemVerilog, with emphasis on DSP and digital communication system blocks (frontend, physical layer, link layer, error correction, etc.)
  • Optimize your designs for area, speed, and power to meet system requirements; analyze architectural trade-offs
  • Develop test benches and test cases for block-level functional verification, emphasizing bit-matching and self-checking
  • Verify DSP blocks against fixed-point MATLAB model, work in collaboration with systems engineers
  • Collaborate with verification engineers to develop UVM-based top-level tests for your blocks
  • Participate in SoC-level and FPGA top-level integration activities
  • Prototype designs on FPGA, focusing on closely emulating the final product functionality
  • Use scripting languages to achieve higher performance and improve productivity through automation
  • Perform lint checking, CDC checking, logic equivalence checking, and other EDA tool-based checks
  • Run implementation tools, such as Synopsys Design Compiler, Xilinx Vivado, and others; perform timing closure for your designs
  • Work with backend/implementation teams to address synthesis, timing, layout, and DFT issues for ASICs
  • Bring-up and validate ASICs and FPGAs in the lab, utilize various lab equipment
  • Collaborate with software engineers in developing production software for your designs