M

Micron Technology

Makes memory and storage chips for AI and PCs

Staff Engineer - Physical Design

Silicon & ASIC DesignConfirmed live in the last 24 hours
Full-timeHyderabad, Telangana, IndiaNo salary listedIn-person

About the Job

Responsibilities

  • Contribute to developing new product opportunities by assisting with the overall design, layout, and optimization of memory, logic, and analog circuits.
  • Perform parasitic modeling and assist with design validation, reticle experiments, and required tape-out revisions.
  • Lead and manage the layout process, including floor planning, placement, and routing.
  • Perform verification processes using modeling and simulation with industry-standard simulators.
  • Contribute to cross-group communication to support standardization and group success.
  • Work with Marketing, Probe, Assembly, Test, Process Integration, and Product Engineering groups to ensure product manufacturability.
  • Solicit mentorship from Standards, CAD, modeling, and verification groups to improve design quality.
  • Drive innovation for future memory generations.
  • Perform top-level virtual-flat placement to explore partitioning options and validate hierarchy quality before committing.
  • Implement top-level global routing to derive congestion, timing, and pin-feasibility signals for planning decisions.
  • Own partition creation, including block shaping, abutment, channel and keep-out definition, and power-domain planning.
  • Drive pin optimization and pin cutting through pin placement, alignment, and count reduction guided by top-level routing.
  • Plan and implement repeater and feedthrough insertion by budgeting top-level nets, placing repeaters, and managing crossings across partition boundaries.
  • Generate block-level constraints, including timing budgets, boundary SDC, ILM/ETM models, and physical constraints, from the design planning tool and hand them off to block owners.
  • Perform top-level assembly by integrating block-related work (LEF/DEF/GDS/ETM/ILM), closing top-level timing, DRC, LVS, and EM/IR, and iterating ECOs to convergence.
  • Implement the full APR flow (initialization, floor planning, placement, clock-tree synthesis, routing, ECO, and sign-off) on digital blocks; own block-level STA sign-off across corners alongside DRC, LVS, EM/IR, and antenna closure.
  • Set up new project and revision environments, including collateral (SDC, netlist, LEF, QTM), standard-library migrations, and constraint authoring.
  • Debug and correlate synthesis, APR, and STA, including PPA regressions, design-rule violations, size-only/don't-touch strategy, and scan-chain stitching.
  • Automate flows using Tcl, SKILL, and Python; extend the internal make-based flow and contribute to shared analysis tooling and dashboards.
  • Improve process efficiency and quality by leveraging AI flows.
  • Partner with STA, DFT, CAD, and custom-layout teams; document methodology and provide mentorship to engineers gaining experience.

About the Company

Micron Technology

Makes memory and storage chips for AI and PCs

Micron Technology designs and manufactures memory and storage chips, mainly DRAM and NAND flash, used in data centers, PCs, phones, cars and industrial equipment. It is one of only three companies that make HBM, the stacked high-bandwidth memory placed beside processors in AI servers, and it is the largest memory chipmaker based in the United States. Unlike chip designers that outsource production, Micron runs its own fabs and assembly sites in the United States and across Asia. It earns money by selling chips, memory modules and solid-state drives to cloud providers, device makers and distributors. Micron was founded in 1978 and is headquartered in Boise, Idaho.

Company size
10,001+
Company stage
IPO
Headquarters
Boise, ID
Founded
1978

Recently Posted Jobs

Explore more opportunities at Micron Technology

See more jobs