A

AMD

Designs chips for computers and AI systems

Packaging Engineer

Manufacturing EngineeringPosted on Nov 11
Full-timeHsinchu, Hsinchu City, TaiwanNo salary listedIn-person

About the Job

Requirements

  • The candidate needs 6–7 years of experience in InFO, 2.5D/3D bump/TSV/packaging, flip-chip BGA/LGA, WLFO process engineering, or assembly experience; this is listed under preferred experience.
  • The candidate needs knowledge of InFO, chiplet packaging, 2.5D/3D TSV/packaging, flip-chip BGA/LGA processes, and chip-package interaction.
  • The candidate needs experience leading and managing teams; this is listed under preferred experience.
  • The candidate needs experience in strategic supplier management; this is listed under preferred experience.
  • The candidate needs familiarity with design of experiments (DOE) and JMP; this is listed under preferred experience.
  • A Bachelor's or master's degree in Mechanical, Materials, or Chemical Engineering is required.
  • A master's degree in Mechanical, Materials, or Chemical Engineering is listed as preferred.
  • The candidate needs experience preparing reports and presentations and communicating root cause and resolution.
  • The candidate needs experience managing horizontally across multiple internal functional organizations.
  • The candidate needs experience in a semiconductor engineering environment, including new product introduction (NPI)-to-high-volume manufacturing (HVM) experience.
  • The candidate needs fluency in spoken and written English.
  • The candidate needs strong technical knowledge and program management experience across InFO, EFB/CoWoS-L, CoWoS-S, WLFO, FCBGA, LGA, and chiplet package functions.
  • The candidate needs strong cross-functional project management, interpersonal, communication, presentation, analytical, and time-management skills.
  • The candidate needs to complete complex engineering tasks independently and on or ahead of schedule.

Responsibilities

  • Own manufacturing readiness for new-product bring-up of InFO, EFB/CoWoS-L, CoWoS, WLFO, FCBGA, LGA, and chiplet packages at the manufacturing site.
  • Own packaging yield, quality, cost, operational productivity improvements, and sustaining activities.
  • Drive assembly process baseline standardization and continuous improvement.
  • Own packaging interaction activities across assembly, bump, 3D IC, HBM, wafer fab, wafer sort, functional test, and mark/pack.
  • Drive the assembly manufacturer to enhance process, equipment, and material capability for future-generation technologies and products.
  • Partner with the Packaging BU on new-product introduction and ramp-up readiness at the manufacturing site; follow up on task assignments and report status to stakeholders.
  • Manage assembly manufacturing sites’ and suppliers’ performance on yield and quality, out-of-control lot disposition, and outliers, with closed-loop reporting.
  • Work with internal engineering counterparts, the Package Engineering organization, and other internal organizations—including procurement, supply chain, and reliability—on program deliverables, providing timely status reports and executive summary updates throughout the program life cycle.
  • Lead strategic supplier management.
  • Plan and execute change management for changes initiated internally or by external parties.
  • Perform other duties as assigned.

Desired Qualifications

  • Experience with InFO, 2.5D/3D bump/TSV/packaging, flip-chip BGA/LGA, WLFO process engineering, or assembly, at 6–7 years.
  • Knowledge of InFO, chiplet packaging, 2.5D/3D TSV/packaging, flip-chip BGA/LGA processes, and chip-package interaction.
  • Experience leading and managing teams.
  • Experience in strategic supplier management.
  • Familiarity with design of experiments (DOE) and JMP.
  • A master's degree in Mechanical, Materials, or Chemical Engineering.
  • Experience preparing reports and presentations and communicating root cause and resolution.
  • Experience managing horizontally across multiple internal functional organizations.
  • Experience in a semiconductor engineering environment, including new product introduction (NPI)-to-high-volume manufacturing (HVM) experience.

About the Company

AMD

Designs chips for computers and AI systems

AMD designs processors, graphics chips and AI accelerators for computer makers, cloud operators and businesses that build electronic devices. Its Ryzen processors power personal computers, while EPYC processors handle work in data centers and Radeon chips render graphics. Instinct accelerators run AI models, paired with software that developers use to train models and put them into production. AMD sells chips and related computing systems through equipment makers, distributors and retail channels, and contracts with outside foundries to fabricate its semiconductor designs. It was founded in 1969 and has its headquarters in Santa Clara, California.

Company size
10,001+
Company stage
IPO
Headquarters
Santa Clara, CA
Founded
1969

Recently Posted Jobs

Explore more opportunities at AMD

See more jobs