M

Micron Technology

Makes memory and storage chips for AI and PCs

Staff Engineer - ASIC IP STA

Silicon & ASIC DesignConfirmed live in the last 24 hours
Full-timeBengaluru, Karnataka, IndiaNo salary listedIn-person

About the Job

Requirements

  • Six to ten years of experience in Static Timing Analysis with a proven track record of four or more successful tapeouts.
  • Strong hands-on expertise with Cadence Tempus.
  • In-depth experience in MMMC timing analysis and closure across functional, scan, MBIST, and other DFT modes.
  • Experience working on high-speed memory interface IPs such as DDR PHY, ONFI PHY, IO Expander, or similar high-performance interface designs.
  • Strong understanding of timing constraints development, validation, and debugging, including clocks, generated clocks, timing exceptions, and mode-specific constraints.
  • Experience with Liberty timing model and ETM timing model generation, validation, correlation, and quality assessment.
  • Hands-on experience with SDF generation, validation, and Gate-Level Simulation support for verification teams.
  • Solid understanding of setup/hold analysis, recovery/removal checks, pulse-width verification, OCV, AOCV, POCV, and SI-aware timing signoff.
  • Experience with the Cadence digital implementation and signoff flow, including Genus, Innovus, and Tempus.
  • Proficiency in Tcl and/or Python for timing analysis, methodology development, and flow automation.
  • Exposure to AI/ML-enabled EDA methodologies for timing analysis, timing closure, constraint validation, root-cause analysis, and productivity improvement.
  • Strong analytical, debugging, communication, and stakeholder-management skills, with the ability to drive timing closure across cross-functional teams.

Responsibilities

  • Perform post-layout Static Timing Analysis signoff and timing closure for high-speed interface IPs.
  • Collaborate with IP Design, SoC Synthesis, and SoC Physical Design teams throughout IP development and SoC integration.
  • Deliver early timing models and ensure high-quality timing collateral for smooth and predictable SoC integration.
  • Support verification teams with SDF generation, validation, and Gate-Level Simulation.
  • Drive timing closure across cross-functional teams.
  • Develop, validate, and debug timing constraints, including clocks, generated clocks, timing exceptions, and mode-specific constraints.
  • Generate, validate, correlate, and assess the quality of Liberty and ETM timing models.

Desired Qualifications

  • Experience with advanced-node, high-frequency designs including LPDDR, DDR, ONFI, IO Expander, or similar memory and interface IPs.
  • Exposure to AMS/Digital-on-Top IP development flows and timing signoff challenges associated with mixed-signal integrations.
  • Familiarity with AI-powered EDA solutions and Agentic AI workflows for design automation and productivity enhancement.
  • Cadence Tempus experience is preferred.

About the Company

Micron Technology

Makes memory and storage chips for AI and PCs

Micron Technology designs and manufactures memory and storage chips, mainly DRAM and NAND flash, used in data centers, PCs, phones, cars and industrial equipment. It is one of only three companies that make HBM, the stacked high-bandwidth memory placed beside processors in AI servers, and it is the largest memory chipmaker based in the United States. Unlike chip designers that outsource production, Micron runs its own fabs and assembly sites in the United States and across Asia. It earns money by selling chips, memory modules and solid-state drives to cloud providers, device makers and distributors. Micron was founded in 1978 and is headquartered in Boise, Idaho.

Company size
10,001+
Company stage
IPO
Headquarters
Boise, ID
Founded
1978

Recently Posted Jobs

Explore more opportunities at Micron Technology

See more jobs