S

SiTime

Fabless MEMS timing solutions provider

Senior Verification Engineer - Verifications 1

Hardware Validation & TestingUpdated on Nov 13
Full-timeRijswijk, NetherlandsIn-person

About the Job

Requirements

  • An MS or BS degree in electrical or computer engineering or a related field, with 5 years (MS) or 8 years (BS) of verification work experience in the semiconductor industry.
  • Good verbal and written communication skills in English.
  • Proficiency in SystemVerilog and SystemVerilog object-oriented programming.
  • Fluency in scripting languages such as Perl or Python.
  • Work experience in verification using UVM.
  • Strong experience writing SystemVerilog Assertions (SVA).
  • Understanding of analog schematics and experience with Cadence Virtuoso.
  • Basic understanding of digital design using Verilog.
  • Ability to communicate and work effectively with geographically dispersed teams of mixed-signal, digital design, and analog design engineers.
  • Ability to work independently and drive solutions to challenging problems.

Responsibilities

  • Develop SystemVerilog real-number models for analog and mixed-signal circuits.
  • Develop verification plans from chip or block specifications.
  • Develop UVM-based verification environments, including scoreboards, monitors, and sequencers.
  • Develop digital-top verification in SystemVerilog.
  • Define and write SystemVerilog Assertions (SVA).
  • Define and write functional coverage and covergroups.
  • Run simulations and debug simulation results.
  • Review verification results for tape-out sign-off.
  • Communicate with design, test, and verification stakeholders to facilitate teamwork and efficient information sharing and exchange of ideas.

Desired Qualifications

  • Experience generating functional models for analog blocks using SystemVerilog real-number modeling, Wreal (V-AMS), or similar techniques.
  • Experience with UVM-AMS methodology.
  • Experience with Formal Property Verification (FPV).
  • Programming experience writing object-oriented code in C++.
  • Excellent written and verbal communication skills in English.
  • Experience performing analog mixed-signal verification.
  • Knowledge of analog design.
  • Knowledge of synthesizable digital design.
  • Experience verifying datapath designs, including filters.

About the Company

SiTime

Fabless MEMS timing solutions provider

SiTime designs MEMS-based timing solutions (oscillators, network synchronizers, and jitter cleaners) as a fabless semiconductor company. MEMS resonators on silicon replace quartz to generate precise clocks and synchronize networks, with manufacturing handled by third-party foundries. The approach offers smaller size, lower power consumption, and better temperature stability, supported by scalable, design-focused development rather than in-house fabrication. Its goal is to expand MEMS timing adoption across automotive, industrial, IoT, mobile, aerospace, and telecom markets worldwide.

Company size
501-1,000
Company stage
IPO
Headquarters
Santa Clara, CA
Founded
2005

Recently Posted Jobs

Explore more opportunities at SiTime

See more jobs