Silicon Test and DFT Engineer

• Collaborate with Architecture, Design and Verification teams to develop new product bring-up, validation, characterization, and qualification strategies and manufacturing test solutions for new High Performance Computing (HPC) products in advanced process technologies.
• Verify test solutions on pre-silicon models (simulation or emulation) and develop Automated Test Equipment (ATE) test modules and binning flows.
• Develop and validate test programs on Automated Test Equipment (ATE) platforms for new product integration (NPI) in preparation for high-volume manufacturing (HVM), working with ATE vendors and internal cross-functional teams.
• Manage product sustainment support, including analyzing volume data, improving test time and yield, assessing test escapees and return merchandise authorizations (RMAs), localizing failures, implementing containment measures, and partnering with design, manufacturing, and quality and reliability teams to identify root causes and implement corrective actions.
• Build tools, flows and methodologies to continuously improve and automate the testing life-cycle.

Minimum qualifications:

• Bachelor's degree in Engineering, Computer Science, a related field, or equivalent practical experience.
• 10 years of experience in test engineering.
• Experience in pre-silicon validation, test content generation, automatic test equipment (ATE) program development, and post-silicon enabling from new product introduction (NPI) through high-volume manufacturing.
• Experience with ASIC test methodologies (MBIST, ATPG, DFT, SerDes, and sensors).
• Experience with Python, Java, C# or C/C++ and Advantest or Teradyne ATE platforms.

Preferred qualifications:

• Master’s in Electrical Engineering, Computer Engineering, Computer Science, or a related field.
• 10 years of experience in test engineering, including product engineering.
• Experience with CPU/GPU SoC architecture, design, validation and debug.
• Experience in advanced testing methodologies and data analysis, including system to tester correlation, yield and test time analysis and improvement, etc.
• Demonstrated expertise in developing automations for pre-silicon verification and post-silicon test-generation/test-program domains.
• Inquisitive and motivated to venture into, and improve, all aspects of post-silicon testing from definition to realization.

In this role, you’ll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology that powers Google's most demanding AI/ML applications. You’ll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems.The AI and Infrastructure team is redefining what’s possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide.

We're behind Google's groundbreaking innovations, empowering the development of AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.Note: By applying to this position you will have an opportunity to share your preferred working location from the following: Haifa, Israel; Tel Aviv, Israel.

• Bachelor's degree in Engineering, Computer Science, a related field, or equivalent practical experience.
• 10 years of experience in test engineering.
• Experience in pre-silicon validation, test content generation, automatic test equipment (ATE) program development, and post-silicon enabling from new product introduction (NPI) through high-volume manufacturing.
• Experience with ASIC test methodologies (MBIST, ATPG, DFT, SerDes, and sensors).
• Experience with Python, Java, C# or C/C++ and Advantest or Teradyne ATE platforms.