B

Boeing

Builds commercial aircraft, defense and space systems

ASIC Physical Design Engineer - Synthesis and Timing, Associate or Experienced

Silicon & ASIC DesignPosted on Nov 10
Full-timeEl Segundo, CA, USA$98.6k - $162.2k

About the Job

Requirements

  • A Bachelor of Science degree in Engineering, focused in Electrical, Mechanical, or Aeronautical Engineering, Computer Science, Data Science, Mathematics, Physics, or Chemistry, or non-US equivalent qualifications directly related to the work statement.
  • At least 1 year of practical experience in synthesis and static timing analysis.
  • A solid understanding of timing convergence, constraints generation and management, and logic synthesis at block or full-chip level.
  • Familiarity with design for test, UPF/CPF power intent, engineering change order implementation, and signoff flows.
  • Experience with industry-standard electronic design automation tools for synthesis, static timing analysis, and equivalence checking.
  • Proficiency in Tcl, Python, or Perl scripting for flow automation and analysis.
  • Strong analytical, problem-solving, and communication skills.
  • The successful candidate must satisfy the Company’s Conflict of Interest assessment process.
  • The role requires the ability to obtain a U.S. security clearance; U.S. citizenship is required, and an interim or final U.S. Secret Clearance is required after starting.
  • The candidate must be able to work onsite at the listed location.

Responsibilities

  • Help drive frontend and backend implementation, including synthesis, equivalence checking, floor planning, timing constraints, timing and power convergence, and engineering change order implementation.
  • Ensure clean netlist handoffs and predictable convergence by partnering with RTL, verification, design for test, and backend partner companies.
  • Support chip-level integration, top-level timing closure, signoff readiness, and tapeout activities.
  • Contribute to methodology, automation, tool evaluations, and flow documentation.
  • Troubleshoot complex cross-domain timing issues and propose robust, repeatable fixes.

Desired Qualifications

  • Five or more years of related engineering experience for the Experienced, Level 3 position.
  • A Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field.
  • An active U.S. Secret Security Clearance.
  • Experience with large, timing-challenging ASIC blocks and cross-domain timing convergence.
  • Hands-on experience across the complete physical design flow, including synthesis, floor planning, place and route, clock tree synthesis, static timing analysis, and physical verification.
  • Background in radiation-hardened or space-qualified ASIC design.
  • Experience working in multidisciplinary teams, with vendors, and with external backend partners.
  • Familiarity with industry-standard tools and methodologies.

About the Company

Boeing

Builds commercial aircraft, defense and space systems

Boeing builds commercial airplanes, military aircraft and space systems for airlines, governments and other aerospace customers worldwide. Its passenger jet families include the 737 and 787, while its defense portfolio spans fighter aircraft, helicopters, tankers and satellites. Engineers design and integrate aircraft structures and systems, and factories assemble and test the finished products for delivery to customers. The company earns money through aircraft and equipment sales, government development contracts, and services such as maintenance, spare parts and flight training. Boeing was founded in 1916 and is headquartered in Arlington, Virginia.

Company size
10,001+
Company stage
IPO
Headquarters
Arlington County, VA
Founded
1916

Recently Posted Jobs

Explore more opportunities at Boeing

See more jobs