B

Broadcom

Designs chips and software for data centers

DFT Lead Engineer

Hardware Validation & TestingPosted on Nov 6
Full-timeAustin, TX, USA

About the Job

Requirements

  • Ability to code using TCL, Perl, Ruby, Python, C++, or similar languages.
  • Strong DFT background, including areas such as IO and Analog DFT, ATPG, Scan, and BIST.
  • Background in scan insertion and scan compression, using tools such as DFT Compiler or Mentor TestKompress.
  • Proficiency in ATPG vector generation, simulation, and debugging using tools such as TetraMax or Fastscan.
  • Experience in Verilog coding, testbench generation, and simulation.
  • Experience inserting and verifying Memory BIST on embedded SRAM, CAM, eDRAM, or ROM.
  • Experience with boundary scan verification and test vector generation, with knowledge of IEEE 1149.1 and IEEE 1149.6.
  • Basic knowledge of Test-STA and constraints.
  • Strong background in IEEE 1687, IJTAG, ICL, and PDL.
  • Knowledge of analog and digital circuit design and device physics fundamentals.
  • Understanding of silicon processing, logical and physical synthesis, and transistor reliability principles.
  • Bachelor's degree in Electrical, Electronic, or Computer Engineering and 12 or more years of relevant industry experience, or a Master's degree in Electrical, Electronic, or Computer Engineering and 10 or more years of relevant industry experience.

Responsibilities

  • Understand Broadcom and customer DFT feature requirements and DPPM goals, and define appropriate DFT specifications for the ASIC.
  • Implement DFT, including Scan, MBIST, TAP, LBIST, IO, SerDes, and other IP DFT integration.
  • Work closely with STA and DI engineers on design closure for test.
  • Generate, verify, and debug test vectors before tape release.
  • Validate and debug test vectors on ATE during silicon bring-up.
  • Assist with silicon failure analysis, diagnostics, and yield improvement efforts.
  • Interface with customers and physical design and test engineering/manufacturing teams located globally.
  • Work closely with IP DFT engineers and other stakeholders.
  • Debug customer-returned parts on the ATE.
  • Develop newer DFT solutions to solve testability problems in 7nm and beyond.
  • Automate DFT and test vector generation flows.

Desired Qualifications

  • Experience working on ATE.
  • Experience with SerDes, DDR, PCIE, ENET, and CXL IOBIST verification and silicon debug.
  • Experience working on Tessent SSN.

About the Company

Broadcom

Designs chips and software for data centers

Broadcom designs chips and sells infrastructure software for the companies that run large data centers, telecom networks and corporate IT. Its custom AI processors, built with cloud companies, and its Ethernet switch chips move and process data inside the computer clusters that train AI models. The chip business also makes parts for broadband, wireless, storage and industrial equipment, sold to device makers and cloud operators, while VMware software lets businesses run private clouds and is sold by subscription. Broadcom took its current form in 2016, when Avago Technologies, formed in 2005 from Agilent's chip unit, bought Broadcom Corporation, and it is based in Palo Alto, California.

Company size
10,001+
Company stage
IPO
Headquarters
Palo Alto, CA
Founded
2005

Recently Posted Jobs

Explore more opportunities at Broadcom

See more jobs