A

AMD

Designs chips for computers and AI systems

Timing Constraint Development Engineer

Silicon & ASIC DesignConfirmed live in the last 24 hours
Full-timeHyderabad, Telangana, IndiaNo salary listedIn-person

About the Job

Requirements

  • A Bachelor's degree in Electrical Engineering and 7 years of experience, or a Master's degree in Electrical Engineering and 5 years of experience.
  • Prior experience with lint, clock-domain crossing, and register-transfer-level and netlist-based static checks is a plus.
  • Experience developing static timing constraints, with or without Fishtail, Excellicon, or TCM, is preferred.
  • Experience in synthesis, logic equivalence checking, constraint liberalization and processing, and timing closure is preferred.
  • Top-level or system-on-chip-level experience is preferred.
  • Experience handling blocks with complex designs, high-frequency clocks, and complex clocking is preferred.
  • A complete understanding of timing constraints, low-power aspects, and design-for-test concepts is preferred.
  • Debugging experience to solve issues is preferred.
  • Interest in artificial intelligence, scripting, and automation is preferred.

Responsibilities

  • Plan and develop timing constraints for IPs, subsystems, or full chips.
  • Own static timing constraint development, including generation, verification, promotion, demotion, and equivalence checking using third-party or internally built tools.
  • Coordinate with design and place-and-route teams to achieve closure.
  • Understand the required duration, then plan and execute work according to schedule.
  • Deliver quality synthesis and timing-closure work.
  • Debug and resolve technical issues.
  • Guide team members on technical issues.

Desired Qualifications

  • Prior experience with lint, clock-domain crossing, and register-transfer-level and netlist-based static checks.
  • Experience developing static timing constraints, with or without Fishtail, Excellicon, or TCM.
  • Experience in synthesis, logic equivalence checking, constraint liberalization and processing, and timing closure.
  • Top-level or system-on-chip-level experience.
  • Experience handling blocks with complex designs, high-frequency clocks, and complex clocking.
  • A complete understanding of timing constraints, low-power aspects, and design-for-test concepts.
  • Debugging experience to solve issues.
  • Interest in artificial intelligence, scripting, and automation.

About the Company

AMD

Designs chips for computers and AI systems

AMD designs processors, graphics chips and AI accelerators for computer makers, cloud operators and businesses that build electronic devices. Its Ryzen processors power personal computers, while EPYC processors handle work in data centers and Radeon chips render graphics. Instinct accelerators run AI models, paired with software that developers use to train models and put them into production. AMD sells chips and related computing systems through equipment makers, distributors and retail channels, and contracts with outside foundries to fabricate its semiconductor designs. It was founded in 1969 and has its headquarters in Santa Clara, California.

Company size
10,001+
Company stage
IPO
Headquarters
Santa Clara, CA
Founded
1969

Recently Posted Jobs

Explore more opportunities at AMD

See more jobs