M

Micron Technology

Makes memory and storage chips for AI and PCs

NAND PI Design Rule Senior Engineer

Silicon & ASIC DesignConfirmed live in the last 24 hours
Full-timeSingaporeNo salary listedIn-person

About the Job

Requirements

  • A Master's degree with at least 5 years of experience, or a Bachelor's degree with at least 8 years of experience, in the semiconductor industry in Process Integration, Yield Enhancement, Product Engineering, Test Structure Development, or Unit Process Development.
  • Exposure to design and layout, ability to perform minor layout work, and experience with CAD tools such as Cadence Virtuoso, K2view, and Mentor Graphics DRV/RVE are highly desired.
  • Understanding of Advanced NAND process flow and the function and purpose of major NAND components, such as BL sensing, Word-line driver, and CMOS under array.
  • Familiarity with CAD group interactions, data post-processing, and transferring data from the database to the reticle.

Responsibilities

  • Manage design rule release, design rule check waivers, mask and related DRC definitions, mask review and sign-off, and process requirement specifications for R&D and production designs.
  • Drive or contribute to key milestones from project kickoff through end of life.
  • Collaborate with Process Integration, Advanced Mask Design, Scribe & Frame, Layout & Design, and Quality & Reliability stakeholders to direct development efforts for a new Advanced NAND generation.
  • Ensure the quality of released design rule checks, respond appropriately to deviations from established design rules, and maintain proper documentation.
  • Work with Yield Enhancement, Product Engineers, Defect Analysis, and Quality Assurance teams to understand process issues related to database layout and prioritize solutions with Process Integration, Advanced Mask Design, Scribe & Frame, and Layout & Design.
  • Help design and evaluate test structures to provide data for next-generation devices and quantify process margin on current devices.
  • Summarize complex problems and derive and explain actions taken to address them.
  • Drive effective cross-functional communication on issue resolution and support alignment of design rules across nodes.
  • Define project sub-milestones within the layout schedule and work with teams to meet targets and timelines.
  • Ensure effective communication between NAND Design Rule and other key stakeholders.
  • Identify and address process issues and process-window versus die-size conflicts arising from specific database layouts or layout techniques.
  • Ensure timely documentation and feedback on R&D activities regarding design rule improvements to production parts that are still in the design phase.

Desired Qualifications

  • Exposure to design and layout, ability to perform minor layout work, and experience with CAD tools such as Cadence Virtuoso, K2view, and Mentor Graphics DRV/RVE.

About the Company

Micron Technology

Makes memory and storage chips for AI and PCs

Micron Technology designs and manufactures memory and storage chips, mainly DRAM and NAND flash, used in data centers, PCs, phones, cars and industrial equipment. It is one of only three companies that make HBM, the stacked high-bandwidth memory placed beside processors in AI servers, and it is the largest memory chipmaker based in the United States. Unlike chip designers that outsource production, Micron runs its own fabs and assembly sites in the United States and across Asia. It earns money by selling chips, memory modules and solid-state drives to cloud providers, device makers and distributors. Micron was founded in 1978 and is headquartered in Boise, Idaho.

Company size
10,001+
Company stage
IPO
Headquarters
Boise, ID
Founded
1978

Recently Posted Jobs

Explore more opportunities at Micron Technology

See more jobs