B

Black Semiconductor

Graphene photonics enable optical chip interconnects

Electronic-Photonics IC Mask Data Preparation & GDS Data Integration Engineer

Silicon & ASIC DesignConfirmed live in the last 24 hours
Full-timeAachen, GermanyHybrid

About the Job

Requirements

  • A Master of Science or PhD in Electrical Engineering, Physics, or a related field, with at least five years of experience in semiconductor or photonics tape-out, layout integration, and Mask Data Preparation.
  • Strong expertise in GDSII/OASIS, DRC/LVS/ERC verification flows, and industry-standard tools such as Calibre and Synopsys ICV, including MDP job deck authoring and JDV (Jobdeck View).
  • Hands-on experience with production tape-out flows including DFM, DFT, ESD, seal ring/kerf, and RDL layout implementation.
  • Familiarity with OPC flows for advanced photonics or CMOS nodes and experience coordinating with mask shops and foundry partners.

Responsibilities

  • Own the complete tape-out flow, including Mask GDS/MDP integration, DRC/LVS/ERC verification, final mask sign-off, and rule file maintenance for PIC-EIC integration and new process nodes.
  • Lead GDS and reticle-to-fab delivery and formal mask release activities, ensuring all layers, formats, and data structures comply with fab specifications.
  • Drive DFM and DFT integration through yield optimization, hotspot mitigation, layout optimization, and implementation of scan chains, test pads, and optical probe structures within GDS.
  • Design and integrate special GDS structures, including kerf, seal ring, frame, scanner marks, metrology and PCM structures, ESD protection layouts, and RDL packaging interfaces.
  • Act as the primary interface between mask shops, foundry lithography/metrology teams, EDA vendors, and cross-functional analog, digital, packaging, and reliability teams across global regions.
  • Maintain GDS version control and audit-trail archiving while supporting first-silicon debug, layout-based failure analysis, and continuous improvement of MDP best practices.

Desired Qualifications

  • Experience with Photonic IC technologies (Si, SiN, etc.), graphene or 2D-material integration, RF photonics, or photonic/electronic co-design EDA tools such as Cadence EPIC or Lumerical.
  • Background in mask shops or EDA software environments such as Synopsys, Siemens, Cadence, Toppan, Photronics, Compugraphics, or Tekscend.

About the Company

Black Semiconductor

Graphene photonics enable optical chip interconnects

Black Semiconductor develops graphene-based photonics that integrate optical components into the outer layers of CMOS-like chips, enabling direct optical chip-to-chip communication. It works by using graphene as a translator to convert electronic signals to optical signals and back, so electrons on silicon can talk to photons through integrated photonic interconnects. This approach differs from traditional silicon photonics or pure electronic interconnects by being CMOS-compatible, wafer-scale, and capable of linking multiple chips as a single high-performance unit while reducing production steps by about 60%. The company aims to move from pilot production to mass manufacturing, building a 300mm wafer facility (FabONE) in Aachen, with pilot production by 2027 and mass production by 2031, backed by a large European funding round and investors.

Company size
51-200
Company stage
Series A
Total funding
$287.4M
Headquarters
Aachen, Germany
Founded
2020

Recently Posted Jobs

Explore more opportunities at Black Semiconductor

See more jobs