Internship
Cadence Design Systems
10,001+ employees
Provides EDA software and IP solutions
No salary listed
Pittsburgh, PA, USA
Get referrals →
You have ways to get a Cadence Design Systems referral from your network.
Applications through a referral are 3x more likely to get an interview!
Upload your resume to see how it matches 11 keywords from the job description.
PDF, DOC, DOCX, up to 4 MB
- Pursuing or recently completed a degree in Computer Science, Artificial Intelligence, Data Science, or a related field.
- Strong foundation in machine learning, deep learning, and natural language processing (NLP).
- Proficiency in Python and experience with frameworks like PyTorch or TensorFlow.
- Familiarity with transformer architectures (e.g., LLaMA, GPT, Mistral).
- Experience with fine-tuning and deploying LLMs using LoRA, PEFT, or similar techniques.
- Understanding of reinforcement learning (RL) concepts, including RLHF and offline RL.
- Basic understanding of Retrieval-Augmented Generation (RAG) and vector databases (e.g., Weaviate, FAISS).
- Comfortable working with LLM APIs and integrating them into applications.
- Knowledge of MLOps best practices, including model evaluation, logging, and monitoring.
- Experience with model merging techniques for optimizing LLM performance.
- Exposure to optimization techniques such as quantization and distillation is a plus.
- Ability to work in a fast-paced research and development environment.
- Strong analytical thinking and debugging skills.
- Experience with rapid prototyping in open-source AI/ML projects.
- Experience contributing to AI research papers, hackathons, or Kaggle competitions.
- Understanding of agentic frameworks like AutoGen or LangChain.
Cadence Design Systems provides software, hardware, and intellectual property (IP) for the electronic design automation (EDA) industry, focusing on the design of advanced semiconductor chips and electronic systems. Their products include tools for system design, verification, integrated circuit design, and custom and analog design. Cadence also offers IP solutions like Tensilica processors and digital signal processors (DSPs) that are utilized in various applications, including AI, machine learning, and multimedia processing. Unlike many competitors, Cadence emphasizes continuous innovation and collaboration with industry leaders, which helps them maintain a strong position in the global market. Their goal is to support a wide range of clients, from semiconductor manufacturers to educational institutions, by providing comprehensive solutions that enhance the design and verification processes in electronics.
Company Size
10,001+
Company Stage
IPO
Headquarters
San Jose, California
Founded
1988
Simplify's Take
What believers are saying
- Growing demand for AI drives need for Cadence's advanced semiconductor design tools.
- Partnership with Intel on EMIB-T technology expands Cadence's design IP opportunities.
- Global semiconductor manufacturing expansion presents growth opportunities for Cadence.
What critics are saying
- Intel's restructuring may impact Cadence's EMIB-T technology partnership timelines.
- Competitive pressure exists for Cadence's 12.8Gbps HBM4 memory IP solution.
- Operational challenges may arise from Cadence's new design center in Cardiff.
What makes Cadence Design Systems unique
- Cadence leverages over 30 years of computational software expertise in electronic design.
- The company offers a comprehensive suite of EDA tools for diverse market applications.
- Cadence's IP solutions, like Tensilica processors, cater to AI and machine learning needs.
Help us improve and share your feedback! Did you find this helpful?
Benefits
Health Insurance
Dental Insurance
Life Insurance
Flexible Work Hours
Paid Vacation
Paid Sick Leave
Company News
On Friday evening, the Henderson Symphony Orchestra, in collaboration with Cadence in Henderson, hosted "JAWS In Concert," drawing a crowd of more than 2,500 attendees to the Henderson masterplan community.
In addition, Cadence and Intel Foundry have also partnered to develop an advanced packaging workflow leveraging Embedded Multi-die Interconnect Bridge-T (EMIB-T) technology.
"Intel needs to replace the engineering talent it has lost, improve its balance sheet and better attune manufacturing processes to the needs of potential customers," Tan, a veteran of Cadence Design Systems Inc., said at the Intel Vision conference in March.
Cadence has introduced a 12.8Gbps HBM4 memory IP solution designed to meet growing memory bandwidth requirements for next-generation AI training and high-performance computing (HPC) systems.
In 2024, Cadence was recognized by the Wall Street Journal as one of the world's top 100 best-managed companies.