At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

• Functional Verification Engineer for DDR Memory Controller and Phy IP development team.
• The role would include functional verification of the DDR Memory Controller and Phy IP solution of Cadence.
• The work involved will be working with the existing functional verification environment, addition of new features into the verification environment, ensuring various customer configurations are clean as part of verification regressions, supporting customers in case of any issues with using the verification environment, and functional and code coverage.
• The engineer would be responsible to ensure that the design is in line with the technical and quality requirements set for the team – particularly with respect to functional and code coverage.

Position Requirements:

• BS/MS - Electrical/Electronics/VLSI
• Strong background on Digital design and functional verification fundamentals
• Exposure/expertise in System Verilog and UVM based functional verification environment development is required.
• Scripting knowledge will be a plus.

We’re doing work that matters. Help us solve what others can’t.