Internship
Cadence Design Systems
10,001+ employees
Provides EDA software and IP solutions
No salary listed
San Jose, CA, USA
Get referrals →
You have ways to get a Cadence Design Systems referral from your network.
Applications through a referral are 3x more likely to get an interview!
Upload your resume to see how it matches 10 keywords from the job description.
PDF, DOC, DOCX, up to 4 MB
- Currently enrolled in BS or MS with major in CE, CS, ECE, EE, or equivalent
- Good understanding on computer architecture and organization
- Familiar with Linux at command-line operations
- Scripting with Python
- Other scripting languages such as bash, csh are plus
- Leverage silicon verification platform and environment to create necessary post-silicon infrastructure, methodology and automation to allow tests executed in a timely and efficient manner
- Integrate silicon, HW, firmware, and system software into a complete system which includes various InfiniBand and PCIe protocols, PXE booting, virtual machines, secure networks, Ethernet and Ethernet-over-Infiniband, sockets and RPC calls, FPGA, microcontroller interfaces, JTAG, I2C, SPI, SERDES, memory and many other interfaces
- Execute post-silicon tests to expose design issues, validate product against the specifications including performance, and qualify the design for production release
- Other scripting languages such as bash, csh are plus
Cadence Design Systems provides software, hardware, and intellectual property for the electronic design automation (EDA) industry, focusing on the design of semiconductor chips and electronic systems. Their products include tools for system design, verification, integrated circuit design, and custom and analog design. Additionally, they offer IP solutions like Tensilica processors and digital signal processors (DSPs) that are utilized in various applications, including AI, machine learning, and multimedia processing. Cadence differentiates itself from competitors through its strong emphasis on continuous innovation and collaboration with industry leaders, ensuring they remain at the forefront of the EDA market. The company's goal is to support a wide range of clients, from semiconductor manufacturers to educational institutions, by providing comprehensive solutions that enhance the design and verification processes in electronics.
Company Size
10,001+
Company Stage
IPO
Headquarters
San Jose, California
Founded
1988
Simplify's Take
What believers are saying
- Cadence's expansion into Intel 18A design IP boosts AI and HPC application capabilities.
- The 12.8Gbps HBM4 memory IP solution meets growing AI training and HPC bandwidth needs.
- Opening a new design center in Cardiff enhances Cadence's global presence and job creation.
What critics are saying
- Intel's restructuring may impact Cadence's partnership on advanced packaging workflow.
- Competitive pressure exists for Cadence's HBM4 memory IP solution from other EDA companies.
- Operational challenges may arise from recruiting and training staff for the Cardiff design center.
What makes Cadence Design Systems unique
- Cadence leverages over 30 years of computational software expertise in electronic design.
- The company offers unique IP solutions like Tensilica processors for AI and DSP applications.
- Cadence's Intelligent System Design strategy integrates software, hardware, and IP for comprehensive solutions.
Help us improve and share your feedback! Did you find this helpful?
Benefits
Health Insurance
Dental Insurance
Life Insurance
Flexible Work Hours
Paid Vacation
Paid Sick Leave
Company News
In addition, Cadence and Intel Foundry have also partnered to develop an advanced packaging workflow leveraging Embedded Multi-die Interconnect Bridge-T (EMIB-T) technology.
"Intel needs to replace the engineering talent it has lost, improve its balance sheet and better attune manufacturing processes to the needs of potential customers," Tan, a veteran of Cadence Design Systems Inc., said at the Intel Vision conference in March.
Cadence has introduced a 12.8Gbps HBM4 memory IP solution designed to meet growing memory bandwidth requirements for next-generation AI training and high-performance computing (HPC) systems.
In 2024, Cadence was recognized by the Wall Street Journal as one of the world's top 100 best-managed companies.
"Last month the Minister for Culture, Skills and Social Partnership led a delegation of Welsh creative companies to the 2025 Games Development Conference in San Francisco and we also announced plans from the US semiconductor design software leader Cadence Design Systems, Inc. to open a new design centre in Cardiff, creating more than 100 highly skilled jobs.