K

Keysight Technologies

Manufactures test equipment and measurement software

Analog/RF IC Layout Design Engineer

Silicon & ASIC DesignConfirmed live in the last 24 hours
Full-timeIn-person

About the Job

Requirements

  • A Bachelor of Science or Master of Science in Electrical Engineering, or an applicable degree and/or relevant experience.
  • At least 7 years of custom analog integrated-circuit layout experience.
  • At least 5 years of experience with Cadence Virtuoso Layout XL tools, including cell-level design and top-level verification tasks such as full-chip design rule checking, layout-versus-schematic verification, and metal density/slot rules.
  • Familiarity with analog design in modern sub-micron BiCMOS processes of 130 nm and smaller.
  • Knowledge of device matching, common-centroid practices, parasitic effects, and other techniques for ensuring quality results.
  • Ability to work on multiple cell designs in parallel in a dynamic environment.
  • Experience with version control systems such as SVN or Cliosoft/SOS.
  • Work directly with IC design engineers and other layout designers; teamwork, collaboration, and communication skills are needed.
  • For non-U.S. persons, employment is contingent on Keysight obtaining any government authorizations required to access export-controlled items.

Responsibilities

  • Create transistor-level layout views from schematics, spanning cell-level through top-level and full-chip assembly.
  • Complete design rule checking, layout-versus-schematic verification, antenna checks, and maintain Layout XL compliance.
  • Place device primitives using best practices for thermal and device matching, including common centroid, dummy matching, RF symmetry, and interdigitation.
  • Consult IC designers about critical circuit nodes, matching requirements, current-density requirements, and other circuit-success parameters.
  • Apply knowledge of electromigration and its effects to prevent and correct related issues.
  • Understand metal density requirements and address related design-rule-checking errors appropriately.
  • Assist the design team with IC floorplanning, creating grid cells, and developing other custom layouts.
  • Coordinate layout activities with other layout engineers and contractors.
  • Complete chip-level sign-off verifications.
  • Develop methodologies and automation using tools and CAD knowledge to improve productivity and effectiveness.

Desired Qualifications

  • Basic understanding of simple electrical circuits.
  • Experience with Mentor Calibre design rule checking/layout-versus-schematic tools and similar electronic design automation tools.
  • Layout experience for high-frequency (20+ GHz) bipolar signal-path integrated circuits.
  • Fundamental Linux knowledge.
  • SKILL programming or other scripting experience.
  • OCEAN experience.

About the Company

Keysight Technologies

Manufactures test equipment and measurement software

Keysight Technologies provides test and measurement equipment for electronics development and deployment. It sells high-precision hardware instruments (such as oscilloscopes, network analyzers, and signal generators) and software that support design, test, and validation of electronic systems, with focus areas including electronic design, e-mobility, network monitoring, and 5G. The products work by combining measurement hardware with analytics software to collect, analyze, and visualize test data across design, verification, and maintenance workflows. The company differentiates itself with a broad, industry-grade instrument portfolio, integrated end-to-end software, and ongoing services and support, including involvement in 6G development, to help speed digitalization and product deployment.

Company size
10,001+
Company stage
IPO
Headquarters
Santa Rosa, CA
Founded
1939

Recently Posted Jobs

Explore more opportunities at Keysight Technologies

See more jobs