A

AMD

Designs chips for computers and AI systems

ASIC Physical Design & Implementation Lead

Silicon & ASIC DesignConfirmed live in the last 24 hours
Full-timeBengaluru, Karnataka, IndiaNo salary listedIn-person

About the Job

Requirements

  • At least 12 years of professional experience in physical design, preferably with high-performance designs.
  • Experience in automated synthesis and timing-driven place-and-route of RTL blocks for high-speed datapath and control logic applications.
  • Experience in automated design flows for clock-tree synthesis, clock and power-gating techniques, scan stitching, design optimization for improved timing, power, and area, and design-cycle-time reduction.
  • Experience in floorplanning, establishing design methodology, IP integration, checks for logic equivalence and physical, timing, and electrical quality, and final signoff for large IP delivery.
  • Strong experience with tools for logic synthesis, place-and-route, timing analysis, and design checks for physical and electrical quality; familiarity with tools for schematics, layout, and circuit/logic simulation.
  • Versatility with scripts to automate design flow.
  • Experience with FinFET and dual-patterning nodes such as 16/14/10/7/5nm.
  • Strong physical-design and timing background.
  • Understanding of computer organization and architecture.
  • Strong analytical and problem-solving skills and attention to detail.
  • BS or MS degree in Electrical Engineering or Computer Science, with 12 years of experience in a physical-design role leading to an understanding of RTL-to-GDS development.

Responsibilities

  • Lead physical design for next-generation ASICs that meet engineering, business, and customer requirements.
  • Implement the RTL-to-GDS2 flow.
  • Handle floorplanning; physical implementation of power planning, synthesis, placement, clock-tree synthesis, timing closure, routing, extraction, physical verification (DRC and LVS), crosstalk analysis, EM/IR, and formal equivalence.
  • Handle PNR tools including Synopsys Fusion Compiler, ICC2, Design Compiler, PrimeTime, StarRC, Mentor Graphics Calibre, Apache Redhawk, Cadence Genus, and Innovus.
  • Perform full-chip-level floorplanning, bus and pin planning, feed-through planning, clock-tree synthesis, placement, optimization, routing, parasitic extraction, static timing analysis, physical verification, and signoff.
  • Identify complex technical problems, break them down, and summarize possible solutions.
  • Drive and perform hands-on flow development and scripting.

Desired Qualifications

  • Experience with high-performance designs.
  • Good understanding of computer organization and architecture.

About the Company

AMD

Designs chips for computers and AI systems

AMD designs processors, graphics chips and AI accelerators for computer makers, cloud operators and businesses that build electronic devices. Its Ryzen processors power personal computers, while EPYC processors handle work in data centers and Radeon chips render graphics. Instinct accelerators run AI models, paired with software that developers use to train models and put them into production. AMD sells chips and related computing systems through equipment makers, distributors and retail channels, and contracts with outside foundries to fabricate its semiconductor designs. It was founded in 1969 and has its headquarters in Santa Clara, California.

Company size
10,001+
Company stage
IPO
Headquarters
Santa Clara, CA
Founded
1969

Recently Posted Jobs

Explore more opportunities at AMD

See more jobs