Velaura

Designs energy-efficient AI silicon and systems

Design Verification Engineer AI Accelerator

Hardware Validation & TestingConfirmed live in the last 24 hours

Full-timeSanta Clara, CA, USA$200k - $300k /yr

About the Job

Requirements

At least 8 years of experience verifying high-performance compute or complex digital designs.
High-level understanding of large language models, including transformer structure and inference data flow.
Knowledge of general matrix-matrix multiplication and general matrix-vector multiplication operations and how they map onto hardware.
Experience with SystemVerilog, Universal Verification Methodology, C, C++, assertions, and coverage-driven verification.
Experience building or using reference models in C, C++, or Python.
Understanding of numerical formats and precision tradeoffs such as FP16, BF16, FP8, and INT8.
Experience independently owning a design block or unit from test planning through coverage closure, including debugging complex failures.
Bachelor of Science or higher in Computer Engineering, Electrical Engineering, or Computer Science.

Responsibilities

Own verification of the company's custom AI acceleration units, including matrix and vector compute engines.
Work with architects to understand new microarchitecture intent and develop detailed test and coverage plans, including correctness criteria for numerical hardware.
Build portable verification environments using SystemVerilog, Universal Verification Methodology, C, and C++, including stimulus, checkers, assertions, trackers, and coverage.
Develop reference models for general matrix-matrix multiplication and general matrix-vector multiplication operations and compare hardware results against them.
Verify accelerator data flow, including operand staging, tiling, accumulation, and result writeback.
Verify precision, rounding, and quantization behavior against the architecture specification.
Verify throughput, latency, utilization, and performance per watt against targets under representative large language model and vision workloads.
Run regressions through design and environment bring-up, track progress using bug and coverage metrics, and support emulation and pre-silicon bring-up with compiler and runtime teams.

Desired Qualifications

Prior experience porting large language model or neural network models to RTL and verifying them.
Experience verifying a custom accelerator developed from scratch rather than integrated third-party intellectual property.
Familiarity with systolic arrays, tensor cores, attention, key-value cache, or mixture-of-experts hardware.
Experience with PyTorch, ONNX, or compiler and runtime stacks for accelerators.
Experience with formal verification, gate-level simulation, or silicon bring-up.
Exposure to performance modeling, power analysis, profiling, and workload characterization.
Familiarity with robotics, drones, autonomous vehicles, or edge AI systems.
Experience using AI-assisted verification workflows to improve productivity and coverage.

Salary Range: 200000 to 300000 (Currency: USD) (Pay period: per-year-salary)

Role Overview

We are looking for talented Design Verification Engineers to help verify and deliver Velaura's next generation Physical AI SoC. You will work closely with architects, RTL engineers, software engineers and system teams to establish confidence in the correctness, performance, reliability and safety of the design, from individual RTL blocks through complete hardware and software systems running real workloads.

This role focuses on our AI acceleration units. We are designing custom compute engines from scratch to deliver industry leading inference performance at best in class energy efficiency, and every gain has to come inside a tight power envelope. You will own verification of the hardware that makes those numbers real, where correctness means numerical behavior as much as protocol.

Responsibilities

Own verification of Velaura's custom AI acceleration units including matrix and vector compute engines.

Work with architects to understand the intent behind a newly designed microarchitecture and turn it into detailed test and coverage plans, including the criteria that define correctness for numerical hardware.

Build verification environments using SystemVerilog, UVM, C and C++, with stimulus, checkers, assertions, trackers and coverage that stay portable across block and subsystem environments.

Develop reference models for GEMM and GEMV operations and compare hardware results against them.

Verify accelerator data flow including operand staging, tiling, accumulation and result writeback.

Verify precision, rounding and quantization behavior against the architecture specification.

Verify throughput, latency, utilization and performance per watt against aggressive targets under representative LLM and vision workloads.

Execute regressions through design and environment bring up, track progress using bug and coverage metrics, and support emulation and pre silicon bring up with the compiler and runtime teams.

Required Qualifications

8 or more years verifying high performance compute or complex digital designs.

High level understanding of LLMs including transformer structure and inference data flow.

Knowledge of GEMM and GEMV operations and how they map onto hardware.

Experience with SystemVerilog, UVM, C and C++, assertions and coverage driven verification.

Experience building or using reference models in C, C++ or Python.

Understanding of numerical formats and precision tradeoffs such as FP16, BF16, FP8 and INT8.

Experience owning a block or unit of a design independently from test plan through coverage closure, including debug of complex failures.

BS or higher in Computer Engineering, Electrical Engineering or Computer Science.

Preferred Qualifications

Prior experience porting LLM or neural network models to RTL and verifying them.

Experience verifying a custom accelerator developed from scratch rather than an integrated third party IP.

Familiarity with systolic arrays, tensor cores, attention, KV cache or mixture of experts hardware.

Experience with PyTorch, ONNX or compiler and runtime stacks for accelerators.

Experience with formal verification, gate level simulation or silicon bring up.

Exposure to performance modeling, power analysis, profiling and workload characterization.

Familiarity with robotics, drones, autonomous vehicles or edge AI systems.

Experience using AI assisted verification workflows to improve productivity and coverage.

Why Velaura?

Velaura is building next-generation compute technology for cloud, edge, and Physical AI. Our solutions will enable robots, autonomous systems, drones, and other intelligent machines to operate efficiently in the physical world.
This is an opportunity to help build foundational technology at a time when the industry is undergoing fundamental change. You will work alongside experienced leaders, architects, engineers, and operators who have delivered industry-defining products across mobile, cloud, semiconductor, and AI platforms. If you enjoy solving difficult problems, working across disciplines, and helping shape the future of Physical AI, we would love to hear from you.

Equal Employment Opportunity and Accommodations

Velaura is an Equal Opportunity Employer that is committed to inclusion and diversity. Qualified applicants will receive consideration for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, disability or protected veteran status. We also take affirmative action to offer employment
opportunities to minorities, women, individuals with disabilities, and protected veterans.

Velaura is committed to working with qualified individuals with physical or mental disabilities. Applicants who would like to contact us regarding the accessibility of our website or who need special assistance or a reasonable accommodation for any part of the application or hiring process may contact us at: [email protected]. This contact
information is for accommodation requests only. Evaluation of requests for reasonable accommodation will be determined on a case-by-case basis.

About the Company

Velaura

Designs energy-efficient AI silicon and systems

Velaura AI designs and manufactures ultra-energy-efficient AI infrastructure, including 3nm ASIC chips, Teraflux mining systems, FluxVision fleet-management software, and AuraLinks rack-level networking. Customers deploy the hardware in data centers, while FluxVision monitors and manages fleets; EnergyTune and AutoTune dynamically adjust power to meet grid stability, and AuraLinks reduces bottlenecks in AI training and inference. The company differentiates itself with a team of silicon architects from Apple, Google, and Qualcomm, plus a patent-pending energy-management approach and a fully integrated hardware-software stack. Its goal is to enable massive AI deployment by delivering powerful, energy-efficient compute and networking that aligns with sustainable energy grids and domestically produced technology.

Company size: 51-200
Company stage: Series A
Total funding: $424M
Headquarters: Santa Clara, CA
Founded: 2022

Recently Posted Jobs

Explore more opportunities at Velaura

See more jobs