S

Silicon Laboratories

Fabless semiconductor company enabling IoT connectivity

Digital Design Engineer 2

Silicon & ASIC DesignUpdated on Nov 11
Full-timeAustin, TX, USAHybrid

About the Job

Requirements

  • A master's degree in Electrical Engineering is required.
  • Three to five years of professional experience in digital CMOS IC design is required.
  • Verilog RTL design experience, including taking designs through the silicon development lifecycle to production, is required.
  • Knowledge of embedded processor systems and C coding is required.
  • Experience with logic simulators for RTL and gate-level simulation, design and waveform browsers, and power analysis tools is required.
  • Experience with logic synthesis and timing constraints is required.
  • Experience with analog and mixed-signal designs to support integration and verification of these subsystems in an SoC is required.
  • Experience with scripting and automation is required, including knowledge of Python, Perl, and Tcl.
  • Experience with revision control and configuration management systems such as Perforce, Git, or Methodics is required.
  • Experience with artificial intelligence-powered tools and technologies used to enhance productivity, analysis, and decision-making is required.
  • Strong written and verbal communication skills are required.
  • The candidate must demonstrate the ability to produce high output in a self-driven manner.

Responsibilities

  • Develop complex SoC and chip architectures with multiple processors, digital and mixed-signal subsystems, multiple power and clock domains, optimizing power for specific customer scenarios.
  • Design RTL modules using SystemVerilog HDL coding and adhere to quality standards.
  • Prepare and conduct architecture, design, and verification reviews with technical staff throughout the project lifecycle.
  • Configure and integrate digital and mixed-signal IPs at the SoC level, including embedded processors, memory and controllers, buses, power and clocking systems, security systems, machine learning, radio systems, analog IP, and pads.
  • Perform logic synthesis, full-chip timing analysis, and power analysis to optimize designs for key customer scenarios.
  • Work with the backend team to optimize designs for power, performance, and area.
  • Perform pre-silicon verification using a combination of block- and chip-level test benches.
  • Validate and bring up designs on silicon, providing support to cross-functional teams.

About the Company

Silicon Laboratories

Fabless semiconductor company enabling IoT connectivity

Silicon Labs designs and sells silicon ICs, software, and development tools that enable devices to connect and run efficiently across IoT, infrastructure, industrial, consumer, and automotive markets. Their products work by combining high-performance microcontrollers, wireless transceivers, sensors, and related software into integrated solutions; manufacturing is outsourced to third-party foundries (fabless model). They differentiate by focusing on energy efficiency and performance, offering a broad, industry-spanning portfolio and engineering expertise to ensure quality and standards compliance. Their goal is to help developers and manufacturers bring connected, reliable devices to market quickly while improving connectivity and efficiency.

Company size
1,001-5,000
Company stage
IPO
Headquarters
Austin, TX
Founded
1996

Recently Posted Jobs

Explore more opportunities at Silicon Laboratories

See more jobs