A

AMD

Designs chips for computers and AI systems

PD Power Lead

Silicon & ASIC DesignConfirmed live in the last 24 hours
Full-timeBengaluru, Karnataka, IndiaNo salary listedIn-person

About the Job

Requirements

  • A Bachelor's or Master's degree in Electrical Engineering, Electronics Engineering, VLSI, Computer Engineering, or a related field is required.
  • 7 to 10 years of experience in ASIC Physical Design, static timing analysis, or power analysis is required.
  • Strong understanding of digital design, CMOS power fundamentals, and low-power design techniques is required.
  • Hands-on experience with PrimeTime PX (PTPX) or equivalent power analysis tools is required.
  • Understanding of activity propagation, SAIF/VCD-based power analysis, and switching activity estimation is required.
  • Familiarity with synthesis, static timing analysis, clocking, and physical design flows is required.
  • Proficiency in Tcl, Python, Perl, or shell scripting is required.

Responsibilities

  • Perform block, tile, and full-chip power analysis using PrimeTime PX (PTPX).
  • Analyze dynamic, leakage, clock, memory, and switching power components to identify optimization opportunities.
  • Drive power convergence across project milestones and signoff stages.
  • Correlate power across RTL, synthesis, implementation, and silicon projections.
  • Debug high-power hotspots and recommend architecture, RTL, clocking, and physical design optimizations.
  • Execute power regression flows and generate power dashboards, reports, and trend analysis.
  • Collaborate with physical design, timing, clocking, and RTL teams to implement power-reduction solutions.
  • Develop automation, scripts, and methodologies to improve power analysis efficiency and accuracy.
  • Support power signoff reviews and customer-facing power deliverables.

Desired Qualifications

  • Experience in SoC power signoff for CPU, GPU, AI/ML, networking, or datacenter products.
  • Strong understanding of clock power optimization, power gating, multi-Vt strategies, dynamic voltage and frequency scaling (DVFS), and low-power methodologies.
  • Experience correlating RTL power, implementation power, and silicon power measurements.
  • Exposure to advanced process nodes (5nm, 4nm, 3nm, or below).
  • Experience with PrimeTime, Fusion Compiler, RedHawk, Joules, PowerArtist, or similar electronic design automation (EDA) tools.
  • Knowledge of UPF/CPF, IR/EM considerations, and thermal-aware power analysis.
  • Ability to independently drive power closure for critical blocks and mentor junior engineers.
  • Experience developing power automation flows, dashboards, and AI-assisted power optimization methodologies.

About the Company

AMD

Designs chips for computers and AI systems

AMD designs processors, graphics chips and AI accelerators for computer makers, cloud operators and businesses that build electronic devices. Its Ryzen processors power personal computers, while EPYC processors handle work in data centers and Radeon chips render graphics. Instinct accelerators run AI models, paired with software that developers use to train models and put them into production. AMD sells chips and related computing systems through equipment makers, distributors and retail channels, and contracts with outside foundries to fabricate its semiconductor designs. It was founded in 1969 and has its headquarters in Santa Clara, California.

Company size
10,001+
Company stage
IPO
Headquarters
Santa Clara, CA
Founded
1969

Recently Posted Jobs

Explore more opportunities at AMD

See more jobs