ASIC Digital Design Staff Engineer
Synopsys
ASIC Digital Design Staff Engineer
Synopsys
EDA software for chip design
Alternate Job Titles:
At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.
You are an experienced RTL designer eager to lead, innovate, and collaborate. You bring strong technical skills and a passion for high-speed memory and interface solutions. You excel at problem-solving, clear communication, and thrive in a team environment. Your experience covers the full silicon development flow, and you’re excited to make a tangible impact on advanced test chip projects.
Join our expert testchip team in Ho Chi Minh City, collaborating across digital, analog, and mixed-signal domains to deliver industry-leading memory interface solutions.
We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.
At Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability.
Synopsys provides software tools and services for electronic design automation (EDA), helping engineers design, simulate, verify, and optimize semiconductor chips and systems. Its products cover the full design flow, including RTL-to-gating synthesis, place-and-route, timing analysis, verification, and silicon validation, as well as software integrity solutions and hardware-assisted verification. Engineers use these tools to model, simulate, and validate complex chip designs before manufacturing, reducing bugs and improving performance. Compared with many competitors, Synopsys differentiates itself through its broad, end-to-end design toolchain, large ecosystem of IP and integration with simulation and modeling capabilities gained from its 2025 merger with ANSYS, and its global scale and support. The company aims to help designers push the boundaries of chip and system performance, accelerate time-to-market, and enable silicon-to-systems design across a wide range of industries.
Explore more opportunities at Synopsys