E

EnCharge AI

Analog in-memory AI hardware and software

Staff Engineer: STA Methodology & Sign-off Lead

Silicon & ASIC DesignConfirmed live in the last 24 hours
Full-timeBengaluru, Karnataka, IndiaNo salary listedIn-person

About the Job

Requirements

  • 8 to 11 years of hands-on experience in VLSI design, primarily focused on STA methodology, flow development, and sign-off criteria at advanced process nodes (7nm, 5nm, or below).
  • Deep expertise building flows around industry-standard sign-off tools; Cadence Tempus is strongly preferred.
  • Mastery of Multi-Mode Multi-Corner flow architecture, hierarchical (ILM/ETM) versus flat timing strategies, and constraint (SDC) validation methodologies.
  • Strong understanding of advanced-node timing phenomena, including waveform propagation, crosstalk, and statistical margining (LVF/POCV).
  • Proven ability to architect broad flow solutions and debug systemic tool or methodology bottlenecks rather than isolated timing violations.
  • B.Tech or M.Tech in Electrical/Electronics Engineering or a related field.

Responsibilities

  • Define and own full-chip SOC timing sign-off criteria, including Multi-Mode Multi-Corner definitions, derate strategies, and operating-condition mapping for functional, shift, and capture modes.
  • Architect, deploy, and maintain advanced STA and ECO flows; develop methodologies to identify structural timing issues proactively and predict physical-design bottlenecks early in RTL and synthesis phases.
  • Evaluate, qualify, and deploy new EDA tool features and capabilities, especially Cadence Tempus, to improve quality of results, optimize memory and runtime efficiency, and streamline hierarchical timing models.
  • Architect scalable automation utilities using Tcl, Python, and Perl to standardize constraint (SDC) management, automate cross-domain timing audits, and accelerate the ECO loop across distributed design teams.
  • Partner with Physical Design to define optimal clock tree synthesis methodologies and floorplanning guidelines.
  • Guide DFT and RTL teams on methodologies to resolve structural bottlenecks, such as NoC timing and complex CDC paths.

Desired Qualifications

  • Cadence Tempus is strongly preferred.

About the Company

EnCharge AI

Analog in-memory AI hardware and software

EnCharge AI designs and sells AI-accelerating hardware and software for edge-to-cloud workloads, focusing on analog in-memory computing. Its products include chiplets, ASICs, PCIe cards, and flexible software that integrates across platforms. The approach uses semiconductor design to implement analog in-memory computing for fast AI processing with lower power and smaller footprint, compatible with existing systems. Compared with competitors, it prioritizes sustainability with lower CO2 emissions and total cost of ownership, backed by a leadership team with 20+ years in AI hardware and a track record of 350 million chips shipped, 150 patents, and 300 publications, and aims to democratize advanced AI by making it affordable and environmentally sustainable.

Company size
51-200
Company stage
Series B
Total funding
$162.9M
Headquarters
Santa Clara, CA
Founded
2022

Recently Posted Jobs

Explore more opportunities at EnCharge AI

See more jobs