Q

Qualcomm

Designs mobile chips and licenses wireless patents

Heterogeneous Integration Physical Design Engineer - ASICS Engineering

Silicon & ASIC DesignConfirmed live in the last 24 hours
Full-timeHsinchu, North District, Hsinchu City, TaiwanNo salary listedIn-person

About the Job

Requirements

  • Bachelor's degree in Science, Engineering, or a related field and 4+ years of ASIC design, verification, validation, integration, or related work experience; alternatively, a Master's degree in Science, Engineering, or a related field and 3+ years of relevant work experience; or a PhD in Science, Engineering, or a related field and 2+ years of relevant work experience.
  • Strong experience in 2.5D/3D heterogeneous integration, System-Technology Co-Optimization (STCO), and technology pathfinding.
  • Hands-on experience with physical design and custom layout in advanced silicon technologies, preferably sub-10nm.
  • Experience with heterogeneous integration technologies such as hybrid bonding, wafer bonding, through-silicon vias (TSV), micro-bump/u-bump, redistribution layer (RDL), and backside metallization.
  • Hands-on experience with process design kit (PDK) development and verification flows, including design rule checking (DRC), layout versus schematic (LVS), parasitic extraction (PEX), and design for manufacturability (DFM).
  • Proficiency with Calibre, Cadence, Standard Verification Rule Format (SVRF), Tool Command Language (TCL), and related scripting/design automation.
  • Experience with test-chip design, mask layout, tapeout, and silicon execution.
  • Experience with technology benchmarking and process, performance, area, and cost (PPAC) assessment for advanced technology nodes.

Responsibilities

  • Drive PPAC assessment and technology pathfinding for STCO and heterogeneous integration.
  • Evaluate and develop 2.5D/3D chiplet integration solutions, including SoIC, CoWoS, wafer-on-wafer (WoW), hybrid bonding, interposer, and RDL technologies.
  • Perform custom DRAM and 3D SRAM integration evaluation and pathfinding for advanced product development.
  • Develop and support test-chip design, mask layout, design flows, and PDK enablement for advanced silicon and packaging technologies.
  • Perform layout and design analysis for advanced technology benchmarking, DFM, and product issue debugging.
  • Develop and assess advanced system power delivery network (PDN) solutions and system-level key performance indicators (KPIs).
  • Serve as a technical interface with foundries, supporting technology evaluation, design enablement, and STCO activities.

Desired Qualifications

  • Experience with TSMC SoIC and/or CoWoS product or technology development.
  • Knowledge of system PDN, power integrity (PI), and signal integrity (SI).
  • Experience with process integration and/or unit process development.
  • Experience with 3D cache/SRAM architecture and partitioning.

About the Company

Qualcomm

Designs mobile chips and licenses wireless patents

Qualcomm designs the Snapdragon processors and modems inside many Android phones, and it licenses its wireless patents to device makers around the world. It helped commercialize CDMA, the cellular technology behind 3G networks, and its patents cover core parts of the 4G and 5G standards that phones use to connect. The company does not run its own chip factories; contract foundries make its chips, which it sells to makers of phones, PCs, cars, and connected devices. Device makers also pay Qualcomm royalties for using its patented technology, which forms a second business alongside chip sales. Qualcomm was founded in 1985 and is based in San Diego, California.

Company size
10,001+
Company stage
IPO
Headquarters
San Diego, CA
Founded
1985

Recently Posted Jobs

Explore more opportunities at Qualcomm

See more jobs