Q

Qualcomm

Designs mobile chips and licenses wireless patents

NPU AI/Processor Synthesis Engineer Senior Staff - ASIC Engineering

Silicon & ASIC DesignConfirmed live in the last 24 hours
Full-timeBengaluru, Karnataka, IndiaNo salary listedIn-person

About the Job

Requirements

  • A Bachelor's, Master's, or PhD degree in Computer Science, Electrical/Electronics Engineering, Engineering, or a related field, with the corresponding minimum experience: 3+ years for a Bachelor's, 2+ years for a Master's, or 1+ year for a PhD.
  • A Bachelor's or Master's degree in Electrical Engineering, Electronics, Computer Engineering, or a related field.
  • Strong understanding of ASIC design flow from RTL to GDS.
  • Hands-on experience with RTL synthesis, timing closure, and constraint development.
  • Expertise in Synopsys Design Compiler, Fusion Compiler, or Cadence Genus.
  • Strong timing analysis knowledge using PrimeTime.
  • Experience with low-power design methodologies and UPF-based flows.
  • Good understanding of clocking architecture, timing constraints, and timing signoff.
  • Proficiency in TCL and scripting languages such as Python or Perl.
  • Experience commensurate with the listed level: Senior Engineer 3–5 years, Lead Engineer 5–8 years, Staff Engineer 8–12 years, Sr Staff Engineer 12–18 years, or Principal Engineer 18+ years.

Responsibilities

  • Own RTL-to-gate synthesis and timing closure for NPU IPs and subsystems.
  • Develop and maintain synthesis flows, constraints, and automation for complex hierarchical designs.
  • Drive pre-layout and post-layout timing closure across multiple modes and process corners.
  • Optimize designs for performance, power, and area targets using physical-aware synthesis methodologies.
  • Create, validate, and maintain timing constraints, including SDC, clock definitions, false paths, and multi-cycle paths.
  • Collaborate with RTL, DFT, STA, and Physical Design teams to resolve QoR, timing, power, and convergence issues.
  • Perform quality checks including LEC, CDC, lint, and low-power verification.
  • Analyze and improve synthesis QoR through scripting and flow enhancements.
  • Support tapeout activities and drive continuous improvements in synthesis methodologies.

Desired Qualifications

  • Experience working on AI/ML accelerators, NPU, DSP, GPU, CPU, or other high-performance compute architectures.
  • Knowledge of advanced technology nodes (5nm, 4nm, 3nm and below).
  • Experience with physical-aware synthesis and hierarchical design methodologies.
  • Familiarity with LEC, CDC, lint, power analysis, and low-power verification flows.
  • A proven track record of successful SoC or IP tapeouts.

About the Company

Qualcomm

Designs mobile chips and licenses wireless patents

Qualcomm designs the Snapdragon processors and modems inside many Android phones, and it licenses its wireless patents to device makers around the world. It helped commercialize CDMA, the cellular technology behind 3G networks, and its patents cover core parts of the 4G and 5G standards that phones use to connect. The company does not run its own chip factories; contract foundries make its chips, which it sells to makers of phones, PCs, cars, and connected devices. Device makers also pay Qualcomm royalties for using its patented technology, which forms a second business alongside chip sales. Qualcomm was founded in 1985 and is based in San Diego, California.

Company size
10,001+
Company stage
IPO
Headquarters
San Diego, CA
Founded
1985

Recently Posted Jobs

Explore more opportunities at Qualcomm

See more jobs