C

Cadence Design Systems

Develops EDA software, IP, verification tools

Principal Software Engineer - Preprocessing

Full-Time
No salary listed
Expert
Bachelor's, Master's
China+1 moreMore locations: Shanghai, China
In Person
Software EngineeringDesktop Application Development

About the job

Requirements
  • A Bachelor’s or Master’s degree in Computer Science, Mechanical Engineering, Computational Engineering, Computer-Aided Engineering, Applied Mathematics, or a related engineering discipline.
  • 12+ years of software engineering experience delivering commercial or enterprise engineering software.
  • Deep expertise in CAE pre-processing workflows, including model organization, entity management, materials, properties, loads, boundary conditions, connections, contact definitions, coordinate systems, and solver setup.
  • Strong background in C++ software development for large-scale engineering, scientific, CAE, or data-intensive desktop applications.
  • Experience designing and implementing robust data models, workflow services, validation frameworks, solver interfaces, and production-quality software components used in CAE model preparation.
  • Working knowledge of solver input preparation, solver deck generation, model validation, result readiness checks, and customer-driven usability requirements.
  • Experience with CAE products or simulation platforms such as MSC Apex, Patran, Adams, Nastran, Marc, Abaqus, ANSYS, HyperWorks, or equivalent technologies.
  • Ability to guide architecture and implementation decisions while balancing innovation, quality, performance, robustness, maintainability, and delivery commitments.
  • Practical experience using AI-assisted software development tools such as GitHub Copilot, Cursor, or similar tools to improve coding productivity, code review efficiency, documentation, and engineering workflows.
  • Strong proficiency in C++ for high-performance CAE pre-processing, simulation workflow, solver setup, or scientific computing applications.
  • Hands-on development experience on both Windows and Linux platforms, including platform-specific debugging, build, deployment, and runtime diagnostics.
  • Deep understanding of CAE model data structures, entity relationships, attributes, materials, properties, sets, groups, coordinate systems, units, and solver-specific abstractions.
  • Hands-on experience implementing workflows for loads, boundary conditions, constraints, contacts, connections, assemblies, part organization, and solver case definitions.
  • Experience building validation frameworks, dependency checks, data consistency rules, error reporting, and user guidance for simulation model readiness.
  • Strong debugging skills using tools such as Visual Studio Debugger, WinDbg, GDB, LLDB, core dump analysis, crash dump analysis, stack traces, logging frameworks, and diagnostic instrumentation.
  • Experience with memory, performance, and concurrency diagnostics using tools such as Valgrind, AddressSanitizer, ThreadSanitizer, UndefinedBehaviorSanitizer, Intel VTune, Windows Performance Analyzer, Linux perf, and similar profiling tools.
  • Ability to design robust APIs, reusable software components, scalable data services, and extensible workflow frameworks for complex engineering models.
  • Experience optimizing pre-processing operations for performance, memory usage, scalability, and responsiveness in large simulation models and automated workflows.
  • Familiarity with automated testing strategies for CAE workflows, including regression tests, data validation, solver export comparison, benchmark models, and customer model validation.
  • Working knowledge of Python or scripting tools for automation, diagnostics, workflow prototyping, validation, log analysis, and engineering productivity.
  • Strong communication and collaboration skills.
  • Problem-solving and analytical thinking.
  • Ability to work independently and in a team environment.
  • Strong organizational and time-management skills.
Responsibilities
  • Architect, design, and develop advanced CAE pre-processing capabilities for engineering simulation products, ensuring robustness, scalability, performance, and maintainability.
  • Provide technical leadership for model setup workflows, entity organization, materials, properties, loads, boundary conditions, connections, coordinate systems, units, and solver-specific preparation.
  • Serve as a senior technical authority for design reviews, feasibility analysis, risk assessment, debugging, performance optimization, and long-term architecture decisions.
  • Collaborate with product management, architecture, QA, program management, and engineering teams to translate customer workflow needs into actionable technical solutions.
  • Guide and mentor engineers on CAE data models, solver workflow concepts, design patterns, code quality, testing strategy, and engineering best practices.
  • Investigate complex workflow defects, solver setup issues, validation failures, data consistency problems, performance bottlenecks, and customer-reported pre-processing issues, driving them to resolution.
  • Contribute to technical roadmaps and communicate design tradeoffs, technical risks, and implementation plans clearly to stakeholders and leadership.

About the company

Cadence Design Systems provides software, hardware, and IP for electronic design automation (EDA) to help customers design advanced semiconductor chips and electronic systems. Its tools cover system-level design and verification, digital and analog IC design, and custom design flows, with IP offerings like Tensilica processors and DSP cores available for licensing. It differentiates itself by offering an end-to-end EDA portfolio and deep collaboration with industry leaders across implementation, verification, and IP. The goal is to help customers bring sophisticated silicon and electronics to market faster while reducing risk and improving productivity across AI, audio, video, and automotive applications.

Company Size

10,001+

Company Stage

IPO

Headquarters

San Jose, California

Founded

1988

Get referred to Cadence Design Systems

See people who can refer or advise you

Simplify Jobs

Simplify's Take

What believers are saying

  • Q2 2026 revenue rose 24% to $1.584 billion, lifting full-year guidance.
  • Intel and Honda validated Cadence’s AI and IP products with fresh design wins.
  • SPDRM 2026.2.3 boosted concurrency 50%, strengthening Cadence’s enterprise workflow moat.

What critics are saying

  • Cadence sued Suzhou Tianzhun in August 2026 over cracked software and copyright infringement.
  • Cadence trades above 15 times revenue; any AI demand slowdown can compress multiples fast.
  • Synopsys’ Ansys bundle threatens Cadence’s pricing power in verification, IP, and system design.

What makes Cadence Design Systems unique

  • Cadence’s 2026 ChipStack agents automate spec-to-RTL, verification, and PPA optimization.
  • Cadence’s PCIe 6.0 subsystem passed July 2026 compliance first-pass on TSMC N3.
  • Cadence’s July 2026 backlog hit $8.1 billion, showing entrenched design-in lock-in.

Help us improve and share your feedback! Did you find this helpful?

Benefits

  • Health Insurance
  • Dental Insurance
  • Life Insurance
  • Flexible Work Hours
  • Paid Vacation
  • Paid Sick Leave

Growth & Insights and Company News

6 month growth

1%

1 year growth

-1%

2 year growth

-1%
Yahoo Finance
Oct 24th, 2026
Cadence and NVIDIA launch Europe's first sovereign AI platform for chip design, with Nokia on board

Cadence Design Systems has launched what it calls Europe's first sovereign AI platform for semiconductor and system design. The platform, built with NVIDIA, runs from a data center in Munich. The data center uses Cadence's AuraStack AI platform and focuses on European chip and system design work. Nokia is the first named customer, deploying AuraStack on the Millennium M2000 Supercomputer for AI-driven design automation and high performance computing. Cadence has a market value of about $85.3 billion. The launch tests whether enough large customers will adopt the stack at scale to make AI "super agents" a long-term earnings driver.

Yahoo Finance
Oct 23rd, 2026
3 resilient software stocks: JFrog, Cadence and CLEAR Secure with up to 86.8% gross margins

Software is cutting operating costs for businesses, and the industry's 54.6% return over the last six months has beaten the S&P 500 by 45.5 percentage points. Yet low barriers to entry mean fierce competition, and few companies will thrive long term. Three software stocks stand out as resilient, according to StockStory. JFrog (NASDAQ:FROG), valued at $11.58 billion, sells a platform for creating, storing, and distributing software packages. Billings growth averaged 31.5% over the last year, and its free cash flow margin is 28.3%. Shares trade at $93.19, or 16.7x forward price-to-sales. Cadence Design Systems (NASDAQ:CDNS), valued at $89.8 billion, supplies software and hardware for chip design. Its gross margin is 86.8% and billings growth averaged 17.9%. The stock trades at $308.58, or 13.4x forward price-to-sales. CLEAR Secure (NYSE:YOU), valued at $4.69 billion, offers biometric identity verification. Revenue grew 36% annually over five years, with a 50.8% free cash flow margin. Shares trade at $45.43, or 3.9x forward price-to-sales.

Yahoo Finance
Oct 20th, 2026
Cadence stock up 105.2% in five years while typical software peer fell 48.2%

Cadence Design Systems (CDNS) shares rose 105.2% in the five years to October 19, 2026, beating 119 of 125 companies in the application software industry. The typical company in that industry fell 48.2%, so the industry did not carry the stock. The S&P 500 gained 70.2% over the period. The typical information technology company fell 23.9%. Earnings per share rose 107.0%, closely tracking the share price. Revenue grew an average of 15.5% a year over three years, against 11.1% for the typical peer. Management raised its fiscal 2026 revenue growth guidance to 19%. Fiscal third-quarter results are expected on or around October 26, 2026.

Yahoo Finance
Oct 14th, 2026
Cadence stock rose 13x in a decade to $129,800, but fell 20% or more seven times

A $10,000 investment in Cadence Design Systems (CDNS) stock grew to about $129,800 over the past ten years, before dividends. The same sum in the S&P 500 reached about $36,500. Holding it was hard. The stock fell 20% or more from a closing high seven times, and three of those drops reached 30% or more. The latest fall was the deepest. Shares dropped 34% from early June to mid-September 2026, while the S&P 500 slipped 0.3%. The business held up. Twelve-month revenue rose 5.6% over that span, and operating margin stayed near 31%. The stock has since risen 22% from its September low but remains about 20% below its June high.

Yahoo Finance
Oct 2nd, 2026
Fair Isaac faces mortgage score challenge while Cadence grows across all products

Fair Isaac and Cadence Design Systems both sell products customers cannot easily replace, but their growth drivers differ significantly. Cadence's chip design software grows across all product groups, whilst Fair Isaac's growth stems primarily from raising prices on its FICO Score. In September 2026, the Federal Housing Finance Agency announced it would start using VantageScore, a cheaper rival, to set mortgage prices. This decision particularly affects Fair Isaac, whose Scores revenue grew 41% in fiscal Q3 2026, driven mainly by higher mortgage score prices. Cadence carries far less debt, at 2.7% of market value versus Fair Isaac's 40%. Fair Isaac trades at 18.4 times earnings compared to Cadence's 69.7 times. Fair Isaac's share price has fallen 56% over the past year, whilst Cadence is down 0.2%. Fair Isaac has not reported results since the government announcement.