Q

Qualcomm

Designs mobile chips and licenses wireless patents

SoC Design Verification Engineer – Up to Principal Level - Hardware Engineering

Hardware Validation & TestingConfirmed live in the last 24 hours
Full-timeHo Chi Minh City, VietnamNo salary listedIn-person

About the Job

Requirements

  • A bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, and relevant hardware design verification experience.
  • At least 3 years of relevant work experience in ASIC, SoC, IP, FPGA, or hardware design verification.
  • Hands-on experience with SystemVerilog and verification environments such as UVM.
  • Experience with simulation, regression execution, waveform debugging, and functional coverage analysis.
  • Understanding of digital design fundamentals, RTL, finite-state machines, protocols, clock/reset behavior, and SoC architecture.
  • Experience with scripting or automation using Python, Perl, Tcl, Shell, or similar languages.
  • Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or a related field and 8+ years of Hardware Engineering or related work experience; or master's degree in those fields and 7+ years; or PhD in those fields and 6+ years.
  • Strong analytical and debugging abilities, communication, and teamwork.

Responsibilities

  • Translate product, architecture, and block specifications into verification plans, test scenarios, functional coverage, and signoff criteria.
  • Develop and maintain SystemVerilog/UVM testbenches, sequences, drivers, monitors, scoreboards, reference models, assertions, checkers, and reusable verification components.
  • Create directed, constrained-random, assertion-based, and coverage-driven tests for functional, corner-case, error, reset, power-state, security, performance, and low-power behavior.
  • Verify RTL integration, interfaces, register programming, interrupts, clocks, resets, power-management behavior, interconnect, coherency, and subsystem connectivity.
  • Run and debug simulation, regression, lint, CDC, RDC, formal, emulation, FPGA, and gate-level verification flows as applicable.
  • Analyze failures and perform root-cause debugging across RTL, testbench, configuration, generated collateral, tools, and environments.
  • Define, track, and close functional, code, assertion, toggle, and coverage metrics; identify verification gaps and improve stimulus quality.
  • Collaborate with RTL, architecture, integration, and synthesis teams to review specifications, identify design issues early, and drive defect resolution.
  • Support emulation readiness, firmware bring-up, SoC integration testing, pre-silicon release, and post-silicon debug preparation.
  • Develop scripts and automation using Python, Perl, Tcl, Shell, or similar languages to improve regression, debugging, reporting, and verification productivity.
  • Document verification plans, test results, coverage status, known limitations, waivers, and release recommendations.
  • At Engineer level, execute defined design-verification tasks for IPs and subsystems under technical guidance; develop tests, checkers, coverage models, and regression content; debug routine failures; and support block and subsystem verification, documentation, and coverage closure.
  • At Senior Engineer level, own verification of one or more blocks or features from planning through coverage closure; independently develop reusable UVM components and lead complex debugging; coordinate issue resolution with RTL, architecture, and design-verification teams; and mentor engineers.
  • At Staff/Senior Staff Engineer level, lead verification of major subsystems or SoC features across multiple teams; define verification methodology, automation, coverage, regression, and signoff approaches; and drive technical risk identification, cross-functional debugging, and delivery against program milestones.
  • At Principal Engineer level, provide technical leadership and set verification strategy for major SoC programs or domains; resolve complex architectural, verification, performance, and quality issues; establish scalable methodologies; influence cross-site execution; and mentor senior technical contributors.

Desired Qualifications

  • A master's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field.
  • Experience verifying complex SoCs, subsystems, processors, interconnect, memory systems, peripherals, security, or low-power designs.
  • Knowledge of AMBA protocols including AXI, AHB, and APB; interrupts, DMA, coherency, register interfaces, and NoC/interconnect behavior.
  • Experience with formal verification, assertion-based verification, CDC/RDC analysis, emulation, FPGA prototyping, gate-level simulation, or power-intent verification.
  • Experience with coverage closure, verification signoff, test planning, release quality assurance, and quality documentation.
  • Experience with internal or commercial EDA tools for simulation, lint, CDC/RDC, formal verification, emulation, and coverage analysis.
  • For Staff and Principal levels, demonstrated technical leadership, methodology ownership, mentoring, and successful SoC delivery.

About the Company

Qualcomm

Designs mobile chips and licenses wireless patents

Qualcomm designs the Snapdragon processors and modems inside many Android phones, and it licenses its wireless patents to device makers around the world. It helped commercialize CDMA, the cellular technology behind 3G networks, and its patents cover core parts of the 4G and 5G standards that phones use to connect. The company does not run its own chip factories; contract foundries make its chips, which it sells to makers of phones, PCs, cars, and connected devices. Device makers also pay Qualcomm royalties for using its patented technology, which forms a second business alongside chip sales. Qualcomm was founded in 1985 and is based in San Diego, California.

Company size
10,001+
Company stage
IPO
Headquarters
San Diego, CA
Founded
1985

Recently Posted Jobs

Explore more opportunities at Qualcomm

See more jobs