Q

Qualcomm

Designs mobile chips and licenses wireless patents

Senior Staff Packaging Engineer-Process Package Integrity & Bumping - Packaging Engineering

Process EngineeringConfirmed live in the last 24 hours
Full-timeSan Diego, CA, USA

About the Job

Requirements

  • Expertise in Far-BEOL bumping process modules and integration, including passivation openings, under-bump metallization (UBM), redistribution layer (RDL) as applicable, solder/copper pillar bump formation, and associated materials and equipment.
  • Deep knowledge of flip-chip bump design intent and assembly interactions, including bump metallurgy, pitch scaling, coplanarity, warpage interactions, and wafer-level packaging (RDL) and fan-out process considerations affecting bumping.
  • Strong technical skills in bumping process, material, and equipment characterization, metrology and inline controls, failure analysis, design of experiments (DOE), statistical data analysis, and failure mode and effects analysis (FMEA).
  • Experience leading bumping process qualification and production release activities, including process window definition, control plans, statistical process control (SPC), gauge repeatability and reproducibility (GR&R), and risk mitigation for new product introduction and high-volume manufacturing.
  • A proven track record enabling package development through bumping solutions for flip-chip, RDL/fan-out RDL, and advanced packaging technologies such as 2.5D/3DIC.
  • Expertise in manufacturing execution for Far-BEOL bump structures and bump line operations, including new bumping line bring-up, tooling and equipment qualification, and production ramp and high-volume manufacturing readiness.
  • Hands-on experience in project leadership and supplier management for external bumping houses and outsourced semiconductor assembly and test (OSAT) providers, including key performance indicator (KPI) definition, yield excursion containment, and continuous improvement programs.
  • Experience interfacing with foundries and bumping houses on process integration, change control, line qualification, and multi-source and capacity expansion.
  • Understanding of heterogeneous integration packaging flows and how bumping and interconnect schemes, including micro-bumps and fine-pitch RDL, affect downstream assembly and reliability.
  • Ability to design and drive novel test vehicles and structures for bump/RDL process characterization and process-package interaction, including reliability, electromigration, and mechanical integrity.
  • Experience with chip and substrate design tools such as Calibre, Virtuoso, computer-aided design (CAD), system-in-package (SiP), and GDS.
  • Understanding of chip-top physical design flow and communication with package design teams.
  • At least 8–10 years of hands-on experience in silicon interconnect process, bumping and/or RDL process, new technology qualification, and production.
  • A bachelor's degree in Chemical Engineering, Electrical Engineering, or Mechanical Engineering and 6+ years of System/Package Design/Technology Engineering or related work experience; or a master's degree in one of those fields and 5+ years of such experience; or a PhD in one of those fields and 4+ years of such experience.

Responsibilities

  • Drive technology development and new product introduction, with primary ownership of wafer bumping (Far-BEOL) process integration, qualification, and high-volume readiness across multiple silicon technology nodes, foundries, bumping lines, and assembly houses.
  • Define bumping process flows for passivation, UBM, RDL, and bump formation; establish process windows and controls; lead DOE-based optimization; and partner with suppliers to improve yield, reliability, and cost.
  • Work closely with foundry FBEOL teams, bumping and assembly partners, and internal package design, process, quality, test, and product development teams to deliver robust bumping solutions enabling advanced packaging.
  • Lead bumping house and line bring-up, qualification, and ongoing performance management to expand capacity and ensure multi-source readiness.
  • Publish technical reports.
  • Travel domestically and internationally occasionally as needed.

Desired Qualifications

  • Good analytical and project management skills.
  • Innovation and creativity.

About the Company

Qualcomm

Designs mobile chips and licenses wireless patents

Qualcomm designs the Snapdragon processors and modems inside many Android phones, and it licenses its wireless patents to device makers around the world. It helped commercialize CDMA, the cellular technology behind 3G networks, and its patents cover core parts of the 4G and 5G standards that phones use to connect. The company does not run its own chip factories; contract foundries make its chips, which it sells to makers of phones, PCs, cars, and connected devices. Device makers also pay Qualcomm royalties for using its patented technology, which forms a second business alongside chip sales. Qualcomm was founded in 1985 and is based in San Diego, California.

Company size
10,001+
Company stage
IPO
Headquarters
San Diego, CA
Founded
1985

Recently Posted Jobs

Explore more opportunities at Qualcomm

See more jobs