C

Cadence Design Systems

Develops EDA software, IP, verification tools

Lead Product Engineer

Hardware Systems IntegrationConfirmed live in the last 24 hours
Full-timeBengaluru, Karnataka, IndiaNo salary listedIn-person

About the Job

Requirements

  • Experience working with UCIe, PCIe, Ethernet, 112G, or similar interface IP.
  • Verilog RTL design and gate-level verification experience.
  • Synthesis and static timing analysis experience; back-end experience is a plus.
  • Familiarity with industry-standard design-for-test flows and test methodologies.
  • Familiarity with package and board design.
  • Ability to read schematics and participate in signal-integrity and power-integrity reviews for customer board/package implementation.
  • Knowledge of circuits such as phase-locked loops, transmit and receive equalizers, and analog-to-digital converters.
  • Familiarity with jitter, noise, and other circuit non-idealities.
  • Broad technical background, including understanding of standard design flows, tools, and use of hard and soft IPs.
  • Experience with case management systems such as SFDC and Jira.
  • Ability to prioritize cases, anticipate escalations, and manage technical reviews.
  • High-level understanding of technical issues and ability to coordinate with subject matter experts.
  • Bachelor’s degree in Computer Science or Electrical Engineering plus 5 years of related experience, or a Master’s degree plus 3 years of related experience.
  • Experience with memory and/or communication interface IP protocols such as DDR, LPDDR, GDDR, HBM, PCI Express, Ethernet, USB, or UCIe is preferred.
  • A general grasp of circuit architecture and design fundamentals is preferred.
  • Understanding of analog/mixed-signal design practices is preferred.
  • Bachelor’s degree in Computer Science or Electrical Engineering plus 8 years of related experience, or a Master’s degree plus 5 years of related experience is preferred.
  • Experience using AI tools in rapid prototyping and development (vibe coding), and general experience with effective AI prompting, is preferred.

Responsibilities

  • Support integration and customization of CDNS SERDES IP subsystems.
  • Analyze and resolve complex subsystem application or implementation issues and provide professional guidance to customers.
  • Support PHY and controller SoC integration reviews and integration questions.
  • Perform RTL and gate-level simulations to verify functionality.
  • Assist customers with gate-level simulations and timing closure.
  • Participate in developing CDNS documentation and checklists for customers.
  • Support customers’ post-silicon bring-up and deployment activities.
  • Provide prompt updates to customers to enhance their experience.
  • Leverage AI-powered tools and assistants to enhance productivity, improve decision-making, and maintain high-quality customer deliverables.
  • Apply AI-powered analytics tools to extract insights, identify patterns, and generate actionable recommendations from complex datasets.

Desired Qualifications

  • Back-end experience with synthesis and static timing analysis.
  • Experience with memory and/or communication interface IP protocols such as DDR, LPDDR, GDDR, HBM, PCI Express, Ethernet, USB, or UCIe.
  • A general grasp of circuit architecture and design fundamentals.
  • Understanding of analog/mixed-signal design practices.
  • Experience using AI tools in rapid prototyping and development (vibe coding), and general experience with effective AI prompting.

About the Company

Cadence Design Systems

Develops EDA software, IP, verification tools

Cadence Design Systems supplies software, hardware, and IP for electronic design automation (EDA) to help customers create advanced semiconductor chips and electronic systems. Its tools handle system design, verification, digital and analog IC design, and custom flows, while IP such as Tensilica processors and DSP cores can be licensed for integration into customer products. The offerings are delivered as software licenses with maintenance and support, plus IP licensing and occasional hardware-accelerated options. The company differentiates itself with a broad, end-to-end EDA portfolio and close collaboration with industry leaders to streamline the path from concept to silicon, aiming to help customers bring sophisticated silicon and electronics to market faster with lower risk and higher productivity.

Company size
10,001+
Company stage
IPO
Headquarters
San Jose, CA
Founded
1988

Recently Posted Jobs

Explore more opportunities at Cadence Design Systems

See more jobs