C

Cadence Design Systems

Develops EDA software, IP, verification tools

Lead Software Engineer - Low Power Verification

Systems Software EngineeringConfirmed live in the last 24 hours
Full-timeSan Jose, CA, USAIn-person

About the Job

Requirements

  • A Bachelor of Science in Computer Science, Electrical Engineering, or a related field with 4 or more years of experience; a Master of Science with 2 or more years; a PhD with 1 or more year; or equivalent practical experience.
  • Working knowledge of IEEE 1801 Unified Power Format and RTL languages, including Verilog, SystemVerilog, and VHDL.
  • Strong debugging skills, including root-cause analysis using logs, waveforms, traces, test cases, and user reports.
  • Ability to read and review C++ code and reason about object-oriented designs.
  • Fluency with AI-assisted coding tools such as Copilot, Claude, Cursor, or equivalent, including critical evaluation of AI output.
  • Strong communication and technical writing skills to turn scattered debug evidence into clear, user-facing workflows.

Responsibilities

  • Improve the performance and usability of UPF debug features across Parallel Partition Compiler and Modular Compiler flows, including Dielet UPF support.
  • Scale UPF event logging and violation detection by applying techniques to capture and report more UPF events for large low-power designs.
  • Rebuild UPF documentation around end-to-end debug scenarios and workflows, supported by valid SystemVerilog and UPF examples.
  • Help develop AI-assisted UPF debug tools to reduce time to root cause for low-power design issues.
  • Work with R&D, PE, and AE teams to deploy UPF solutions across AVIP, UVMA, Modular Compiler, and Dielet flows, with UPF in 2-state and 4-state configurations.
  • Help consolidate and unify UPF debug across Palladium and Protium.

About the Company

Cadence Design Systems

Develops EDA software, IP, verification tools

Cadence Design Systems supplies software, hardware, and IP for electronic design automation (EDA) to help customers create advanced semiconductor chips and electronic systems. Its tools handle system design, verification, digital and analog IC design, and custom flows, while IP such as Tensilica processors and DSP cores can be licensed for integration into customer products. The offerings are delivered as software licenses with maintenance and support, plus IP licensing and occasional hardware-accelerated options. The company differentiates itself with a broad, end-to-end EDA portfolio and close collaboration with industry leaders to streamline the path from concept to silicon, aiming to help customers bring sophisticated silicon and electronics to market faster with lower risk and higher productivity.

Company size
10,001+
Company stage
IPO
Headquarters
San Jose, CA
Founded
1988

Recently Posted Jobs

Explore more opportunities at Cadence Design Systems

See more jobs