M

Microchip Technology

Provides embedded hardware, software, tools

Engineer 2 - Verification

Hardware Validation & TestingPosted on Nov 10
Full-timeChennai, Tamil Nadu, IndiaNo salary listed

About the Job

Requirements

  • A Bachelor's or Master's degree in Electrical/Electronics Engineering or a related field, with 2–5 years of experience in MCU/ASIC/SoC functional verification.
  • Strong expertise in SystemVerilog and C; UVM is an additional skill.
  • Hands-on experience developing block-, subsystem-, or SoC-level verification environments.
  • Working knowledge of embedded processor cores, ARM Cortex-M0+ and/or RISC-V, and their integration and verification in MCU SoCs.
  • A solid understanding of AMBA AHB and APB bus protocols.
  • Hands-on experience verifying MCU peripherals such as ADC, AC, TWI (I2C), SPI, and USART; exposure to USB is a plus.
  • Good programming skills in C for embedded/firmware tests and SystemVerilog; C++ is a plus.
  • Experience in IP-based verification and sign-off, including IP-level test plans, reusable verification components, coverage closure, and sign-off criteria.
  • Experience in mixed-signal co-simulation using analog/digital, real-number, or Verilog-AMS models.
  • Hands-on experience running and debugging gate-level simulations (GLS) and UPF/power-aware simulations.
  • A good understanding of digital design, RTL fundamentals, clock/reset/power concepts, CDC/RDC, and simulation/debug flows.
  • Familiarity with scripting in Python, TCL, or Perl for automation.
  • Experience working with Cadence, Synopsys, or Mentor verification platforms is an asset.
  • Up-to-date knowledge of AI/ML tools; ability to use and prompt LLM-based assistants to generate code, stimulus, documentation, root cause analysis, and scripts; apply AI-driven techniques for log analysis, waveform triage, and failure clustering; design, run, and analyze AI-assisted trials to improve productivity or quality; and integrate AI tools with existing EDA flows and scripts.
  • Excellent written and verbal communication skills, teamwork, problem-solving abilities, and strong analytical and debugging skills; accountability for tasks and commitments.
  • Self-motivation, attention to detail, and ownership of deliverables, schedules, and quality.
  • Ability to collaborate effectively across global, cross-functional teams in a fast-paced, evolving MCU product environment.

Responsibilities

  • Own verification of complex blocks, subsystems, and full-chip designs within MCU SoCs based on ARM Cortex-M0+ and RISC-V.
  • Define test plans from design specifications, implement constrained-random and directed tests at block, subsystem, and chip levels, and drive functional, code, and assertion coverage closure.
  • Own IP-based verification and sign-off for MCU IPs and peripherals, including IP-level test plans, reusable test benches and VIP, regression and coverage closure, and formal sign-off checklists before IP delivery for SoC integration.
  • Develop and maintain SystemVerilog/UVM-based verification environments, including agents, scoreboards, checkers, and assertions for AHB and APB bus protocols.
  • Verify MCU peripherals such as ADC, Analog Comparator (AC), TWI (I2C), SPI, and USART, along with timers, GPIO, and DMA.
  • Develop C-based firmware and directed tests running on the processor core for chip-level verification and bring-up.
  • Perform mixed-signal co-simulations to verify analog/digital integration, including ADC, AC, oscillators, regulators, and POR.
  • Run and debug gate-level simulations (GLS) and power-aware (UPF) simulations to verify power domains, isolation, retention, and low-power modes.
  • Support verification of clock, reset, and power management, including CDC/RDC checks.
  • Create test cases according to the test plan, launch and manage regressions, analyze code and functional coverage, and correlate it with the test plan.
  • Debug RTL and testbench issues, perform root cause analysis, and collaborate with design, firmware, and validation teams to resolve bugs.
  • Use AI/ML tools and LLM-based assistants to improve RTL verification productivity, including prompting them to generate test bench code, stimulus, assertions, scripts, and documentation.
  • Apply AI-driven techniques for log analysis, waveform triage, failure clustering, root cause analysis, regression management, and coverage tracking to improve debug efficiency.
  • Design, run, and analyze AI-assisted trials and experiments to improve verification productivity and quality, and integrate AI tools with existing EDA flows and scripts.
  • Work with architects, design, and validation engineers to ensure end-to-end feature completeness and quality.
  • Provide technical guidance and mentorship to junior engineers as required.
  • Continuously improve verification methodology, reuse, and efficiency.

Desired Qualifications

  • Exposure to USB.
  • C++ programming skills.
  • Experience working with Cadence, Synopsys, or Mentor verification platforms.

About the Company

Microchip Technology

Provides embedded hardware, software, tools

Microchip Technology offers a range of embedded system solutions that cover hardware, software, and development tools. Its products include microcontrollers, FPGAs, silicon carbide devices, and analog components, all designed to be configured and used with accompanying software and toolchains to build embedded applications. The company differentiates itself with a broad product portfolio, strong education and support programs, and a direct B2B sales approach that helps customers design and implement systems efficiently. Its goal is to be a leading provider of end-to-end embedded solutions, generating revenue from hardware, software licenses, development tools, and related services.

Company size
10,001+
Company stage
IPO
Headquarters
Chandler, AZ
Founded
1989

Recently Posted Jobs

Explore more opportunities at Microchip Technology

See more jobs