Application Engineer - Physical Systems

Cadence subsystem for PCIe 6.0 architecture achieves first-pass PCI Express specification compliance. Complete x8 subsystem solution in TSMC N3 process demonstrates industry readiness for mass production and de-risks adoption for AI/HPC customers. Cadence (Nasdaq: CDNS) today announced that its PHY and controller IP for the PCI Express(R)(PCIe(R) 6.0 specification, implemented in the TSMC N3 process, achieved first-pass success at the recent PCI-SIG(R) compliance workshop held in late July. The workshop marked the industry's first official event for PCIe 6.0 specification compliance testing, with Cadence's x8 subsystem solution tested at the full PCIe 6.0 specification speed of 64 GT/s. The complete Cadence subsystem solution, comprising both PHY and controller, successfully passed all official PCIe 6.0 compliance specification tests and is on PCI-SIG's Integrators List. "PCI Express is a crucial scale-up interconnect for AI/HPC data centers and AI factories, and Cadence's subsystem for the PCIe 6.0 specification delivers best-in-class performance with among the lowest power in the industry," said Marc Loinaz, vice president of research and development for high-performance PHY, Silicon Solutions Group at Cadence. "This first-pass compliance success validates our complete PHY and controller solution and gives customers confidence that our technology is fully interoperable and ready for production." The milestone underscores the importance of early ecosystem collaboration in bringing new standards to market. Cadence worked closely with PCI-SIG, test equipment providers, and industry partners in the months leading up to the official compliance workshop, conducting interoperability testing to identify and resolve potential issues before the formal evaluation. "As PCIe 6.0 technology enables the next wave of AI and high-performance computing systems, rigorous compliance and interoperability testing are essential for ecosystem success," said Brig Asay, General Manager, Network Data Center, Keysight Technologies. "Cadence's first-pass compliance achievement reflects both the quality of its PCIe 6.0 subsystem implementation and the effectiveness of comprehensive validation using Keysight's test and measurement solutions. We are pleased to support industry leaders in accelerating PCIe 6.0 technology deployment with confidence." "Cadence is a long-standing PCI-SIG member helping to further PCIe technology adoption," said Al Yanes, president and chairperson of PCI-SIG. "Cadence's PCIe 6.0 compliance milestone plays a role in the continued advancement of PCIe technology architecture." PCIe 6.0 technology addresses growing demand for high-bandwidth connectivity in AI and high-performance computing systems, where the standard is used for accelerator cards, network interfaces, and storage devices. The interface is expected to see wide adoption in data center and AI infrastructure, with broader deployment in automotive and enterprise systems following as the ecosystem matures. "Positron AI has licensed Cadence's SerDes IP for the PCIe 6.0 specification for our AI inference accelerator chip," said Thomas Sohmers, CTO at Positron AI. "Cadence's complete PCIe 6.0 subsystem built in silicon and robust interoperability testing give us confidence that our PCIe 6.0 interface will meet the high-bandwidth connectivity demands of our transformer workloads." Key features of Cadence's PCIe 6.0 technology solution include: * Complete subsystem solution with PHY and controller built in silicon * ADC and DSP-based equalization * Firmware-optimized SerDes operation * Multi-protocol flexibility and support * Optimized for low power, including support for the latest PCI-SIG engineering change notices (ECNs) * Certification for x8 configuration on TSMC N3 process PCI-SIG has continued to advance the PCIe standard to meet the needs of advanced HPC and AI workloads. Cadence offers a broad portfolio of PCIe technology solutions up to the PCIe 7.0 specification. Cadence's complete subsystem solution for PCIe 6.0 technology, including PHY and controller, is available now for SoC providers to design in. For more information on Cadence IP for PCIe 6.0 technology, visit the Cadence PCIe 6.0 and CXL PHY product page or download the Design IP brochure.

Cadence has announced a collaboration with Analog Devices to develop the latest generation of SHARC automotive audio processors. The partnership integrates Cadence's Tensilica DSP architecture into ADI's ADSP product family, enabling enhanced audio experiences and AI capabilities for automotive platforms. ADI is introducing the ADSP-SC84x/2184x platform, featuring the new SHARC-FX processor core developed jointly with Cadence. Built on 16nm process technology, the platform delivers five times higher performance compared to the previous generation. The SHARC-FX core supports AI-driven audio processing, including noise cancellation and voice assistance. The processors power various automotive applications, including advanced driver alerts, road noise cancellation, immersive 3D audio, and voice processing. The architecture enables on-chip AI workloads whilst maintaining real-time performance for safety-critical automotive systems.