C

Cadence Design Systems

Develops EDA software, IP, verification tools

Principal Product Engineer - High-Speed IP UCIe

Full-TimeUpdated on 10/23/2026
No salary listed
Senior
Bachelor's, Master's, PhD
Gyeonggi-do, South Korea
In Person
Hardware EngineeringHardware Systems Integration

About the job

Requirements
  • Strong experience with high-speed interface intellectual property.
  • Deep understanding of RTL design, gate-level verification, and simulation methodologies.
  • Experience with synthesis, static timing analysis, and timing closure; backend knowledge is a plus.
  • Familiarity with design-for-test methodologies, test flows, and system validation approaches.
  • A bachelor's degree in electrical engineering, computer engineering, or a related field with 7+ years of experience; or a master's degree with 5+ years of experience; or a PhD with relevant experience.
  • Ability to solve complex technical problems and drive root cause to closure.
  • Experience leading cross-functional technical efforts across design, validation, and customer teams.
  • Experience managing multiple priorities, escalations, and technical reviews.
  • Ability to represent the organization in customer-facing technical roles.
  • Ability to drive deliverables independently.
Responsibilities
  • Act as the primary product engineering owner for UCIe die-to-die subsystems at the customer level.
  • Lead customer engagements, technical discussions, design reviews, and deployment strategy.
  • Own and drive resolution of complex subsystem integration and implementation issues.
  • Lead system-on-chip integration reviews covering PHY and controller subsystems.
  • Provide technical leadership for RTL, gate-level simulations, and timing closure strategies.
  • Define and drive improvements to integration methodologies, checklists, and customer collateral.
  • Lead post-silicon bring-up and debug activities to ensure successful customer deployment.
  • Collaborate with R&D, validation, and applications teams to deliver product readiness.
  • Drive continuous improvement in customer experience, turnaround time, and engineering quality.
  • Mentor junior engineers and provide technical guidance across projects and teams.
  • Use AI tools to improve debug efficiency, data analysis, and decision-making.
Desired Qualifications
  • Experience with memory and/or high-speed communication interfaces, including DDR, LPDDR, PCIe, Ethernet, UCIe, and USB.
  • Understanding of analog/mixed-signal design practices.
  • Experience in customer-facing silicon debug and bring-up environments.
  • Familiarity with AI-assisted workflows and data-driven debug techniques.
  • Backend knowledge.

About the company

C

Cadence Design Systems

View
cbWebsite

Cadence Design Systems provides software, hardware, and IP for electronic design automation (EDA) to help customers design advanced semiconductor chips and electronic systems. Its tools cover system-level design and verification, digital and analog IC design, and custom design flows, with IP offerings like Tensilica processors and DSP cores available for licensing. It differentiates itself by offering an end-to-end EDA portfolio and deep collaboration with industry leaders across implementation, verification, and IP. The goal is to help customers bring sophisticated silicon and electronics to market faster while reducing risk and improving productivity across AI, audio, video, and automotive applications.

Company Size

10,001+

Company Stage

IPO

Headquarters

San Jose, California

Founded

1988

Get referred to Cadence Design Systems

See people who can refer or advise you

Simplify Jobs

Simplify's Take

What believers are saying

  • Q2 2026 revenue rose 24% to $1.584 billion, lifting full-year guidance.
  • Intel and Honda validated Cadence’s AI and IP products with fresh design wins.
  • SPDRM 2026.2.3 boosted concurrency 50%, strengthening Cadence’s enterprise workflow moat.

What critics are saying

  • Cadence sued Suzhou Tianzhun in August 2026 over cracked software and copyright infringement.
  • Cadence trades above 15 times revenue; any AI demand slowdown can compress multiples fast.
  • Synopsys’ Ansys bundle threatens Cadence’s pricing power in verification, IP, and system design.

What makes Cadence Design Systems unique

  • Cadence’s 2026 ChipStack agents automate spec-to-RTL, verification, and PPA optimization.
  • Cadence’s PCIe 6.0 subsystem passed July 2026 compliance first-pass on TSMC N3.
  • Cadence’s July 2026 backlog hit $8.1 billion, showing entrenched design-in lock-in.

Help us improve and share your feedback! Did you find this helpful?

Benefits

  • Health Insurance
  • Dental Insurance
  • Life Insurance
  • Flexible Work Hours
  • Paid Vacation
  • Paid Sick Leave

Growth & Insights and Company News

6 month growth

1%

1 year growth

-1%

2 year growth

-1%
Yahoo Finance
Oct 24th, 2026
Cadence and NVIDIA launch Europe's first sovereign AI platform for chip design, with Nokia on board

Cadence Design Systems has launched what it calls Europe's first sovereign AI platform for semiconductor and system design. The platform, built with NVIDIA, runs from a data center in Munich. The data center uses Cadence's AuraStack AI platform and focuses on European chip and system design work. Nokia is the first named customer, deploying AuraStack on the Millennium M2000 Supercomputer for AI-driven design automation and high performance computing. Cadence has a market value of about $85.3 billion. The launch tests whether enough large customers will adopt the stack at scale to make AI "super agents" a long-term earnings driver.

Yahoo Finance
Oct 23rd, 2026
3 resilient software stocks: JFrog, Cadence and CLEAR Secure with up to 86.8% gross margins

Software is cutting operating costs for businesses, and the industry's 54.6% return over the last six months has beaten the S&P 500 by 45.5 percentage points. Yet low barriers to entry mean fierce competition, and few companies will thrive long term. Three software stocks stand out as resilient, according to StockStory. JFrog (NASDAQ:FROG), valued at $11.58 billion, sells a platform for creating, storing, and distributing software packages. Billings growth averaged 31.5% over the last year, and its free cash flow margin is 28.3%. Shares trade at $93.19, or 16.7x forward price-to-sales. Cadence Design Systems (NASDAQ:CDNS), valued at $89.8 billion, supplies software and hardware for chip design. Its gross margin is 86.8% and billings growth averaged 17.9%. The stock trades at $308.58, or 13.4x forward price-to-sales. CLEAR Secure (NYSE:YOU), valued at $4.69 billion, offers biometric identity verification. Revenue grew 36% annually over five years, with a 50.8% free cash flow margin. Shares trade at $45.43, or 3.9x forward price-to-sales.

Yahoo Finance
Oct 20th, 2026
Cadence stock up 105.2% in five years while typical software peer fell 48.2%

Cadence Design Systems (CDNS) shares rose 105.2% in the five years to October 19, 2026, beating 119 of 125 companies in the application software industry. The typical company in that industry fell 48.2%, so the industry did not carry the stock. The S&P 500 gained 70.2% over the period. The typical information technology company fell 23.9%. Earnings per share rose 107.0%, closely tracking the share price. Revenue grew an average of 15.5% a year over three years, against 11.1% for the typical peer. Management raised its fiscal 2026 revenue growth guidance to 19%. Fiscal third-quarter results are expected on or around October 26, 2026.

Yahoo Finance
Oct 14th, 2026
Cadence stock rose 13x in a decade to $129,800, but fell 20% or more seven times

A $10,000 investment in Cadence Design Systems (CDNS) stock grew to about $129,800 over the past ten years, before dividends. The same sum in the S&P 500 reached about $36,500. Holding it was hard. The stock fell 20% or more from a closing high seven times, and three of those drops reached 30% or more. The latest fall was the deepest. Shares dropped 34% from early June to mid-September 2026, while the S&P 500 slipped 0.3%. The business held up. Twelve-month revenue rose 5.6% over that span, and operating margin stayed near 31%. The stock has since risen 22% from its September low but remains about 20% below its June high.

Yahoo Finance
Oct 2nd, 2026
Fair Isaac faces mortgage score challenge while Cadence grows across all products

Fair Isaac and Cadence Design Systems both sell products customers cannot easily replace, but their growth drivers differ significantly. Cadence's chip design software grows across all product groups, whilst Fair Isaac's growth stems primarily from raising prices on its FICO Score. In September 2026, the Federal Housing Finance Agency announced it would start using VantageScore, a cheaper rival, to set mortgage prices. This decision particularly affects Fair Isaac, whose Scores revenue grew 41% in fiscal Q3 2026, driven mainly by higher mortgage score prices. Cadence carries far less debt, at 2.7% of market value versus Fair Isaac's 40%. Fair Isaac trades at 18.4 times earnings compared to Cadence's 69.7 times. Fair Isaac's share price has fallen 56% over the past year, whilst Cadence is down 0.2%. Fair Isaac has not reported results since the government announcement.