Full-Time

Lead Design Engineer

Posted on 5/9/2026

Cadence Design Systems

Cadence Design Systems

10,001+ employees

Develops EDA software, IP, verification tools

No salary listed

Pune, Maharashtra, India

In Person

Category
Electrical Engineering (1)
Required Skills
Bash
Python
Perl
Requirements
  • Educational Qualification: MS/MTech/BE/ BTech in Electronics from reputed institutes
  • 3+ years of relevant experience in ASIC design environment
  • Should have knowledge of complete ASIC Design Flow, including Synthesis, Physical Designing , Timing Analysis, Power Analysis and Formal Verification
  • Hands on scripting languages like Python, Perl, TCL, Unix shell etc
  • Should have excellent communication, analytical and problem solving skills
  • Should be self-motivated and good team player
Responsibilities
  • Digital design implementation of state-of-the-art Cadence IPs using Cadence EDA tools - Genus, Innovus, Tempus, Voltus and other backend tools
  • PPA characterization and optimization of these performance-oriented and power-oriented best-in-class IP cores for advanced process nodes, such as 7nm/5nm/3nm/2nm
  • Development, automation and maintenance of EDA flows and scripts for physical implementation
  • Manage regression infrastructure that tracks quality of the RTL/flow development as well as the PPA of the key designs
  • Participate in benchmarking PPAs for customer engagements
Desired Qualifications
  • Strong understanding of digital logic design, processor design, and computer architecture
  • Experience with Cadence digital design tools will be an added advantage
Cadence Design Systems

Cadence Design Systems

View

Cadence Design Systems provides software, hardware, and IP for electronic design automation (EDA) to help customers design advanced semiconductor chips and electronic systems. Its tools cover system-level design and verification, digital and analog IC design, and custom design flows, with IP offerings like Tensilica processors and DSP cores available for licensing. It differentiates itself by offering an end-to-end EDA portfolio and deep collaboration with industry leaders across implementation, verification, and IP. The goal is to help customers bring sophisticated silicon and electronics to market faster while reducing risk and improving productivity across AI, audio, video, and automotive applications.

Company Size

10,001+

Company Stage

IPO

Headquarters

San Jose, California

Founded

1988

Simplify Jobs

Simplify's Take

What believers are saying

  • AI-driven demand yields $8B record backlog and 17% FY2026 revenue growth.
  • NVIDIA partnership accelerates EDA workflows 100X via CUDA-X and Omniverse.
  • TSMC collaboration certifies tools for N2P, A16 nodes with HBM4E IP.

What critics are saying

  • Synopsys-Ansys merger bundles multiphysics with EDA, eroding Cadence share.
  • Siemens Xcelerator AI suite undercuts ChipStack with 15X verification speed.
  • Hexagon deal dilutes 2026 margins 100-200bps from integration costs.

What makes Cadence Design Systems unique

  • ChipStack AI Super Agent delivers 10X productivity in RTL design and verification.
  • AgentStack orchestrates multi-agent workflows across semiconductor and system design.
  • Hexagon acquisition adds MSC Nastran solver for multiphysics SDNA leadership.

Help us improve and share your feedback! Did you find this helpful?

Benefits

Health Insurance

Dental Insurance

Life Insurance

Flexible Work Hours

Paid Vacation

Paid Sick Leave

Growth & Insights and Company News

Headcount

6 month growth

0%

1 year growth

0%

2 year growth

0%
National Today
Apr 12th, 2026
Robeco boosts Cadence Design Systems stake by 19.5% to $213.5M

Robeco Institutional Asset Management has increased its stake in Cadence Design Systems by 19.5% during the fourth quarter of 2025, according to a regulatory filing. The Netherlands-based investment firm now owns 682,903 shares, representing approximately 0.25% of the software maker's outstanding stock. Robeco added 111,625 shares during the quarter, bringing its total stake to $213.5 million. The firm, which oversees over $200 billion in assets, is now one of Cadence's larger institutional shareholders. Cadence Design Systems is a leading provider of electronic design automation software and intellectual property used by semiconductor companies and system designers globally. The company reported its Q4 2025 and full-year financial results on 17 February 2026 and is scheduled to announce Q1 2026 results on 1 May 2026.

Yahoo Finance
Apr 11th, 2026
Cadence and Nvidia launch agentic AI tools with 80X greater throughput for chip design

Cadence Design Systems has expanded its collaboration with Nvidia to launch a portfolio of agentic AI and physical AI-accelerated solutions for chip and system design. The tools automate complex workflows, generate designs and debug errors through autonomous agents, integrating Cadence's design solutions with Nvidia's computing stack. The offerings are optimised for Nvidia Grace CPUs and Blackwell GPUs, with deployment available on Cadence's Millennium M2000 Supercomputer. The system delivers up to 80 times greater throughput and 20 times lower power consumption compared to traditional CPU-based systems. Key software releases are planned for 2026, including the Innovus Implementation System and Allegro X Design Platform. Honda and Micron are already using the accelerated solutions for turbofan engine simulations and memory design verification respectively.

Cadence Design Systems
Apr 7th, 2026
Training webinar series: boost Design Productivity with Cadence Digital tools.

Training webinar series: boost Design Productivity with Cadence Digital tools. As semiconductor designs scale in size and architectural complexity, digital implementation teams are increasingly constrained by tight schedules, aggressive PPA targets, and limited iteration budgets. Achieving predictable convergence in this environment requires early, data-driven insight and strong correlation across the RTL-to-GDS flow - capabilities that traditional, stage-isolated digital methodologies struggle to deliver. To address these challenges, Cadence brings you an expert-led webinar series, Accelerate Design Productivity: Next-Gen Cadence Digital Implementation Tools. This webinar series helps designers explore Cadence's latest Digital Design and Signoff tools, discover powerful debugging workflows, smart scripting techniques, rapid editing capabilities, and advanced analysis features to help you work faster and elevate your design's PPA. This series focuses on improving RTL productivity, timing predictability, and DFT automation, enabling teams to reduce turnaround time and confidently converge on high-quality designs. Why this webinar series matters! In today's advanced nodes, late-stage surprises in timing, QoR, or testability can result in costly redesigns and schedule slips. The key to avoiding these risks lies in shifting insight earlier in the design cycle and maintaining strong correlation as the design matures. This webinar series demonstrates how next-generation Cadence digital implementation tools and methodologies help engineers: * Shorten feedback loops at RTL * Improve timing prediction from RTL through signoff * Automate complex DFT tasks within synthesis * Achieve faster convergence with better PPA outcomes Each session delivers practical, designer-focused guidance grounded in real design scenarios. Webinar 1: design faster, debug smarter - transform RTL productivity with Cadence RTL Design Studio. 7 april 2026, 1:30 PM - 2:30 PM IST. As RTL codebases grow larger and more complex, designers need faster, more insightful feedback to keep development cycles on track. This session explores how Cadence RTL Design Studio enables a highly streamlined, data-driven RTL feedback flow that dramatically improves productivity. The webinar begins with an overview of existing RTL Design Studio capabilities, including: * A unified cockpit for RTL analysis * Rapid prototyping for early validation * Rich analysis features to quickly identify issues and root causes The session also introduces cutting-edge enhancements that deliver faster analysis turnaround, improved visualization, and more intelligent diagnostics - helping designers accelerate RTL closure and improve design quality with greater confidence. Webinar 2: faster turnaround, better QoR - timing correlation recipes across RTL to GDS. 14 april 2026, 1:30 PM - 2:30 PM IST. Accurate early timing prediction and correlation across the RTL-to-GDS flow are critical to preventing negative impacts on PPA, turnaround time, and overall project schedules. This webinar dives into the key factors that influence timing prediction and correlation across design stages. Attendees will learn proven methodologies that span: * Early RTL design phases * Cadence Innovus Implementation System post-route analysis * Cadence Tempus Timing Solution signoff closure The session provides practical, step-by-step guidance for identifying and resolving timing correlation challenges, enabling faster and more robust timing closure across the digital flow. Webinar 3: inserting gate-level DFT in Genus after DFT instrumentation at RTL. 21 april 2026, 1:30 PM - 2:30 PM IST. With more designs integrating DFT structures directly at RTL, there is a growing need to automate DFT tasks - such as scan stitching - within synthesis. This webinar focuses on Genus Synthesis Solution features that enable efficient DFT insertion when most DFT logic already exists at RTL. The session highlights a physically aware synthesis methodology that improves optimization and PPA, covering topics such as: * Test point insertion * IEEE 1500 wrapper insertion * ICG cloning and rewiring * Scan segment definition and bypass * Scan structure building, partitioning, and scan group creation Attendees will gain practical insights into achieving scalable, high-quality DFT implementation with minimal manual effort. Who should attend? This webinar series is ideal for: * RTL design engineers * Synthesis and implementation engineers * DFT engineers * Technical leads looking to improve digital design productivity Whether you are focused on shortening feedback loops, improving correlation, or automating complex flows, these sessions provide actionable strategies you can apply immediately. Conclusion. The Accelerate Design Productivity: Next-Gen Cadence Digital Implementation Tools webinar series delivers practical methodologies and tool insights to help design teams keep pace with growing complexity. By bringing smarter analysis, stronger correlation, and automation earlier into the flow, engineers can reduce risk, improve QoR, and meet aggressive tapeout schedules with confidence.

Yahoo Finance
Mar 26th, 2026
Cadence Design Systems Q4 revenue up 6.2% to $1.44B, Autodesk leads peers with $1.96B

Cadence Design Systems reported Q4 revenues of $1.44 billion, up 6.2% year-on-year, exceeding analyst expectations by 1%. The company, which provides computational software and hardware for designing electronic systems and semiconductors, beat EBITDA estimates and its EPS guidance for next quarter topped expectations. CEO Anirudh Devgan highlighted "over 14% revenue growth and 20% non-GAAP EPS growth" for full-year 2025. However, amongst seven design software stocks tracked, Cadence delivered the weakest performance against analyst estimates and the weakest full-year guidance update. The sector overall saw revenues beat consensus estimates by 3.2% in Q4, though share prices averaged a 6.8% decline since earnings. Autodesk led the group with $1.96 billion in revenues, up 19.4% year-on-year. Cadence shares are down 1.3% since reporting.

Cadence Design Systems
Mar 24th, 2026
Cadence recognized as a Platinum Employer on the Where You Work Matters List.

Cadence recognized as a Platinum Employer on the Where You Work Matters List. Cadence is proud to be named a 2026 Platinum Employer on the Where You Work Matters List. This recognition reflects its commitment to building high-quality jobs and expanding opportunities for its workforce. Its people are its most important asset, and it's an honor to be recognized for how Cadence is investing in their success. The Where You Work Matters List, powered by the American Opportunity Index, is an independent rating of how well U.S. employers enable workers to advance in their careers, receive leading wages, and be retained in their roles. Platinum recognition is the highest overall honor and reflects the organization's strength across the categories assessed: * Early career jobs, which are open to entry-level workers and provide skills and training for internal or external advancement. * Growth jobs, which provide opportunities to rise internally and externally, especially in firms where leaders are developed from within. * Stability jobs, which provide leading pay and see strong retention. In an AI-transforming, low-hire labor market, companies that have cultivated strong talent pipelines will be among the best positioned to thrive. The Where You Work Matters List helps to measure a company's mobility muscle - both overall and by occupation. For platinum firms, it is critical validation that they have built the talent pathways that will be essential for the changes to come. The list is rooted in the fundamental belief that when employers invest in unlocking the full potential of their workers, it's not just workers who do better. Businesses also do better. Being recognized on the Where You Work Matters list starts with the people who make it matter, and that is all of its employees. This achievement belongs to every person in Cadence's One Team. They show up, contribute, and make this a place worth celebrating. Cadence is so proud of what Cadence has built together, and Cadence is just getting started!