Q

Qualcomm

Designs mobile chips and licenses wireless patents

SoC Design Verification Engineer: Pre-Si/Post-Si Verification - ASICS Engineering

Hardware Validation & TestingConfirmed live in the last 24 hours
Full-timeTijuana, Baja California, MexicoNo salary listedIn-person

About the Job

Requirements

  • Engineer-level candidates typically have 2 or more years of relevant design verification, validation, or SoC debug experience.
  • Senior Engineer-level candidates typically have 4 or more years of relevant experience and demonstrated ownership of complex verification, validation, or silicon bring-up deliverables.
  • Bachelor’s or master’s degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field.
  • Strong knowledge of SystemVerilog, UVM, C/C++, assertion-based verification, coverage-driven verification, and system-level use-case verification.
  • Experience developing or using verification environments from architecture/specification through signoff, including regression, coverage, and debug flows.
  • Understanding of post-silicon validation concepts such as bring-up, ATE/vector debug, silicon failure triage, hardware/software interaction, or correlation with pre-silicon results.
  • Strong understanding of computer architecture, digital design fundamentals, and SoC integration concepts.

Responsibilities

  • Develop and execute verification plans for SoC, subsystem, and IP-level features across pre-silicon and post-silicon phases.
  • Build, enhance, and maintain SystemVerilog/UVM, C/C++, processor-based, emulation, and acceleration verification environments.
  • Create directed, constrained-random, stress, performance, power, and system-level test scenarios to validate architecture and real-use-case behavior.
  • Develop assertions, functional coverage models, checkers, scoreboards, and signoff metrics for verification closure.
  • Debug RTL, testbench, emulation, firmware, ATE/vector, and silicon bring-up issues using logs, waveforms, traces, and hardware debug data.
  • Support post-silicon validation, silicon characterization, ATE pattern debug, failure triage, and correlation between simulation, emulation, and silicon results.
  • Drive coverage closure, regression health, bug tracking, and verification signoff using functional, code, assertion, and scenario coverage metrics.
  • Participate in architecture, micro-architecture, design, validation, and test-plan reviews to ensure verification and bring-up requirements are captured early.
  • Verify complex SoC features, including multi-core CPU systems, cache coherency and interconnect fabrics, DDR/HBM memory subsystems, PCIe/CXL/Ethernet/high-speed interfaces, security, performance, and power-management features.
  • For Engineer level, execute assigned verification tasks, develop tests and checkers, debug failures, maintain regressions, and contribute to coverage and bring-up activities.
  • For Senior Engineer level, own feature/subsystem verification from plan to closure, lead debug across teams, mentor engineers, identify schedule and quality risks, and drive methodology/automation improvements.
  • Contribute to reusable verification components, scripting automation, AI-assisted verification workflows, and continuous improvement of pre-silicon and post-silicon validation processes.

Desired Qualifications

  • Experience with one or more of the following pre-silicon or post-silicon domains: CPU, subsystem, or full-chip SoC verification.
  • Experience with cache coherency protocols such as ACE, CHI, or CXL.
  • Experience with DDR, LPDDR, or HBM memory subsystems.
  • Experience with PCIe, CXL, Ethernet, networking, or high-speed interface verification.
  • Experience with AI/ML accelerator, security, RAS, performance, or power feature verification.
  • Experience with post-silicon bring-up, silicon validation, ATE pattern debug, shmoo/debug analysis, or silicon failure triage.
  • Experience with emulation/acceleration platforms such as Veloce, Palladium, or ZeBu, and correlation between simulation, emulation, and silicon results.
  • Silicon validation experience debugging with Trace32.
  • Experience with Portable Stimulus, formal verification, power-aware verification, firmware-driven validation, or hardware/software co-verification.
  • Proficiency in Python, Perl, shell scripting, or other automation languages for regression, debug, data analysis, and productivity improvements.
  • For Senior Engineer candidates, demonstrated ability to lead feature closure, coordinate across design/validation/test/software teams, mentor engineers, and communicate technical risks to stakeholders.

About the Company

Qualcomm

Designs mobile chips and licenses wireless patents

Qualcomm designs the Snapdragon processors and modems inside many Android phones, and it licenses its wireless patents to device makers around the world. It helped commercialize CDMA, the cellular technology behind 3G networks, and its patents cover core parts of the 4G and 5G standards that phones use to connect. The company does not run its own chip factories; contract foundries make its chips, which it sells to makers of phones, PCs, cars, and connected devices. Device makers also pay Qualcomm royalties for using its patented technology, which forms a second business alongside chip sales. Qualcomm was founded in 1985 and is based in San Diego, California.

Company size
10,001+
Company stage
IPO
Headquarters
San Diego, CA
Founded
1985

Recently Posted Jobs

Explore more opportunities at Qualcomm

See more jobs