DFT Engineer
Kandou AI
DFT Engineer
Kandou AI
Provides chip-to-chip AI connectivity solutions
Challenges are our drive, innovation our calling. We at Kandou are a team of passionate accomplished professionals making a mark in the semiconductor industry. We're an innovative leader in high-speed and energy efficient chip-chip link solutions critical to the evolution of the electronics industry, continuously developing to meet the demands of not just the customers of today, but of tomorrow too. If you love to be part of a high-tech scale-up and are motivated by pushing your limits and challenging the status quo, we have an opportunity for you.
We are actively seeking a resourceful DFT Engineer based in Lausanne, Switzerland or UK
Key Responsibilities:
Hierarchical MBIST and scan insertion, BSD implementation
ATPG pattern generation, coverage analysis, converging to high coverage metrics
Pattern simulations with timing
Defining test mode timing constraints, analyzing the timing reports and converge timing
Developing cycle accurate functional patterns using IJTAG methodology
Closely working with the test and production engineering teams to debug and bring up devices at probe and final test
Debugging silicon issues
Skills:
Excellent communication skills, and strong team player with can do type of attitude
Excellent debugging skills
Good scripting skills to develop automation
Qualifications:
5+ years of DFT experience including implementation, test pattern development, and simulation
Proven experience in contributing to DFT solution to complex designs
Experience working with IJTAG methodologies
Experience with hierarchical MBIST insertion, hierarchical scan insertion and scan compression methodologies
Experience in ATPG pattern generation for different kinds of fault models, fault coverage analysis and converging to high coverage metrics
Good debug capabilities in simulating patterns with timing
Experience with industry standard EDA tools for DFT, timing, and simulation
Knowledge of System Verilog
Education:
Bachelor of Engineering in Electronics and Electrical Engineering, Computer Engineering (equivalent or higher)
Kandou AI designs and sells semiconductor connectivity hardware for AI workloads. It provides a memory fabric and CXL controllers that link processors to memory, enabling scalable, energy-efficient AI inference and training clusters built from affordable hardware. Using Copper MIMO interconnect, it reduces energy per bit and supports features like offloading AI training collectives, switchless memory for in-memory databases, and field-repairable co-packaged optics for better cooling. By targeting the data-movement bottleneck between processors and memory and offering chiplet-based fabrics and IP licensing, Kandou AI aims to make scalable AI infrastructure more accessible to hyperscalers, data centers, and system integrators.
Explore more opportunities at Kandou AI