Q

Qualcomm

Designs mobile chips and licenses wireless patents

Low Power Design/Methodology Engineer - ASICS Engineering

Silicon & ASIC DesignConfirmed live in the last 24 hours
Full-timeTijuana, Baja California, MexicoNo salary listedIn-person

About the Job

Requirements

  • A bachelor's degree in Science, Engineering, or a related field and at least 2 years of ASIC design, verification, validation, integration, or related work experience; or a master's degree in Science, Engineering, or a related field and at least 1 year of such work experience; or a PhD in Science, Engineering, or a related field.
  • At least 3 years of experience performing low-power digital ASIC design.
  • Familiarity with the ASIC front-end design process and related flow, including microarchitecture, RTL coding, simulation, synthesis, and static timing analysis.
  • Familiarity with scripting languages such as Python, Perl, and Tcl.
  • Understanding of electrical engineering concepts, circuit analysis, and logic design.

Responsibilities

  • Design adaptive power management controllers, on-chip sensor controllers, and digital power meters.
  • Perform RTL design, simulation, synthesis, timing analysis, lint checking, clock-domain crossing checking, conformal low-power checking, and formal verification for IP blocks.
  • Work with technology and circuit design teams to close IP block specifications and requirements.
  • Work with verification and physical design teams to complete IP design implementation.
  • Support the SoC team in integrating low-power and power-management IP solutions into wireless SoC chips and front-end design flows.
  • Work with system, software, and test teams to enable low-power features in wireless SoC products and functional-safety features in automotive SoC products.
  • Create and enhance low-power methodologies covering the design cycle from RTL to GDS; analyze effects on design and verification phases and resolve issues.
  • Provide feedback on low-power chip and system architecture.
  • Perform block- and chip-level power analysis.
  • Create block-level power models.
  • Collaborate with cross-functional teams to research, design, and implement performance and power-management strategies for the product roadmap.

Desired Qualifications

  • Previous experience with adaptive voltage scaling.
  • Familiarity with advanced low-power techniques and tools such as UPF, CLP, power-aware design verification, and high-speed clocking.
  • Proficiency in Verilog/SystemVerilog coding, verification techniques, and scripting languages such as Perl, Python, Tcl, and Make.
  • Good understanding of SoC architecture and microarchitecture.
  • Understanding of the automotive functional safety standard ISO 26262 and analysis techniques such as FMEA/FMEDA.
  • Strong debugging capabilities in simulation, emulation, and silicon environments, including the ability to design debugging experiments.

About the Company

Qualcomm

Designs mobile chips and licenses wireless patents

Qualcomm designs the Snapdragon processors and modems inside many Android phones, and it licenses its wireless patents to device makers around the world. It helped commercialize CDMA, the cellular technology behind 3G networks, and its patents cover core parts of the 4G and 5G standards that phones use to connect. The company does not run its own chip factories; contract foundries make its chips, which it sells to makers of phones, PCs, cars, and connected devices. Device makers also pay Qualcomm royalties for using its patented technology, which forms a second business alongside chip sales. Qualcomm was founded in 1985 and is based in San Diego, California.

Company size
10,001+
Company stage
IPO
Headquarters
San Diego, CA
Founded
1985

Recently Posted Jobs

Explore more opportunities at Qualcomm

See more jobs