Q

Qualcomm

Designs mobile chips and licenses wireless patents

NPU Design implementation – Principal/Manager - Synthesis, Hardware Engineering

Silicon & ASIC DesignConfirmed live in the last 24 hours
Full-timeBengaluru, Karnataka, IndiaNo salary listedIn-person

About the Job

Requirements

  • Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or a related field and 4+ years of Hardware Engineering or related work experience; OR Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or a related field and 3+ years of Hardware Engineering or related work experience; OR PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or a related field and 2+ years of Hardware Engineering or related work experience.
  • Strong knowledge of ASIC design flow: RTL, synthesis, static timing analysis, and place and route.
  • Proficiency in synthesis tools Design Compiler and Genus, and static timing analysis tool PrimeTime.
  • Experience with UPF/CPF-based flows and multi-voltage designs.
  • Advanced skills in Tcl, Perl, and Python for automation.
  • Familiarity with Spyglass, lint, clock domain crossing tools, and power analysis tools.
  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field.
  • 15+ years in ASIC synthesis and timing closure, with at least 3 years in NPU or AI processor design.
  • Ability to lead synthesis teams and coordinate with cross-functional groups.

Responsibilities

  • Lead RTL-to-gate-level synthesis for NPU IP and subsystems using Synopsys Design Compiler and Cadence Genus.
  • Develop and maintain synthesis scripts and flows for hierarchical and flat designs.
  • Drive pre-layout and post-layout timing closure across multiple voltage and process corners.
  • Collaborate with static timing analysis teams to resolve setup and hold violations.
  • Apply physical-aware synthesis techniques to meet performance, power, and area targets.
  • Implement low-power strategies using UPF/CPF flows.
  • Validate and maintain SDC constraints for clocks, input/output delays, multi-cycle paths, and false paths.
  • Work closely with RTL design, design-for-test, and physical design teams for seamless handoff.
  • Provide feedback to architecture and RTL teams for quality-of-results improvements.
  • Perform logical equivalence checks, clock/power checks, and linting.
  • Explore advanced synthesis methodologies and electronic design automation tool capabilities for improved quality of results.
  • Mentor junior engineers and drive best practices across synthesis and timing teams.

Desired Qualifications

  • Experience with advanced nodes (5nm/3nm), hierarchical synthesis, and physical-aware flows.
  • Prior tape-out experience for NPU or DSP cores.

About the Company

Qualcomm

Designs mobile chips and licenses wireless patents

Qualcomm designs the Snapdragon processors and modems inside many Android phones, and it licenses its wireless patents to device makers around the world. It helped commercialize CDMA, the cellular technology behind 3G networks, and its patents cover core parts of the 4G and 5G standards that phones use to connect. The company does not run its own chip factories; contract foundries make its chips, which it sells to makers of phones, PCs, cars, and connected devices. Device makers also pay Qualcomm royalties for using its patented technology, which forms a second business alongside chip sales. Qualcomm was founded in 1985 and is based in San Diego, California.

Company size
10,001+
Company stage
IPO
Headquarters
San Diego, CA
Founded
1985

Recently Posted Jobs

Explore more opportunities at Qualcomm

See more jobs