Lead Design Engineer
Cadence Design Systems
Lead Design Engineer
Cadence Design Systems
Develops EDA software, IP, verification tools
BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer.
• 4+ years of Design Verification experience with SV/UVM
• Strong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must.
• Design Verification experience verifying complex designs and leading projects from concept to verification closure.
• Strong hands-on UVM and System Verilog coding experience and functional verification environment development is required.
• Prior experience in IP verification of memory IP (DDR/HBM/GDDR) would be an added advantage.
Develops EDA software, IP, verification tools
Cadence Design Systems supplies software, hardware, and IP for electronic design automation (EDA) to help customers create advanced semiconductor chips and electronic systems. Its tools handle system design, verification, digital and analog IC design, and custom flows, while IP such as Tensilica processors and DSP cores can be licensed for integration into customer products. The offerings are delivered as software licenses with maintenance and support, plus IP licensing and occasional hardware-accelerated options. The company differentiates itself with a broad, end-to-end EDA portfolio and close collaboration with industry leaders to streamline the path from concept to silicon, aiming to help customers bring sophisticated silicon and electronics to market faster with lower risk and higher productivity.
Explore more opportunities at Cadence Design Systems