Q

Qualcomm

Designs mobile chips and licenses wireless patents

Lead/Staff Engineer - Multiple Teams

Silicon & ASIC DesignUpdated on Nov 12
Full-timeBengaluru, Karnataka, IndiaNo salary listedIn-person

About the Job

Requirements

  • A Bachelor's or Master's degree in Electrical, Electronics, Computer Engineering, or a related discipline is required.
  • At least 5 years of experience in ASIC, SoC, or FPGA design, RTL development, emulation, or prototyping is required.
  • Proven experience delivering complex IP, subsystem, or SoC designs through development, integration, and validation is required.
  • Strong experience in synthesizable RTL/IP model development and ASIC/SoC design methodologies is required.
  • Strong hands-on expertise in Verilog/SystemVerilog RTL design and synthesizable model development is required.
  • Ability to translate architecture and micro-architecture specifications into implementation-ready RTL is required.
  • Strong C/C++ programming skills and experience developing reference models and validation frameworks are required.
  • Good understanding of CDC, reset architecture, power management, and system-level integration is required.
  • Familiarity with AXI, AHB, and APB bus/interconnect protocols is required.
  • Experience with Git, CI/CD workflows, and scripting using Python, Tcl, Perl, or Shell is required.
  • Hands-on experience with AMD/Xilinx FPGA design and prototyping flows, including UltraScale+ and Versal architectures, is required.
  • Experience with Vivado FPGA synthesis, implementation, timing closure, debug, and hardware bring-up is required.
  • Familiarity with emulation platforms such as Siemens Veloce/Veloce TBX, Cadence ZeBu, Palladium, or equivalent technologies is required.
  • Understanding of SCE-MI, DPI-C, transactors, transaction-based acceleration, co-emulation, and software-driven validation is required.
  • Experience or familiarity with one or more of LPDDR5/LPDDR5X/LPDDR6, PCIe, Ethernet, USB, UART, I2C/I3C, MIPI C-PHY/D-PHY, AXI, AHB, and APB is required.
  • Minimum qualifications accept a Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or a related field with 4+ years of Hardware Engineering or related work experience; a Master's degree in those fields with 3+ years; or a PhD in those fields with 2+ years.
  • Ability to debug complex RTL, FPGA, and system-level issues is required.
  • Ability to lead technical discussions and influence architecture and implementation decisions is required.
  • Strong project ownership and ability to plan, prioritize, identify risks, and execute independently are required.
  • Strong communication and cross-functional collaboration skills are required.

Responsibilities

  • Lead the design and development of synthesizable IP models for emulation and FPGA prototyping platforms.
  • Contribute to architecture and micro-architecture definition, design reviews, and implementation strategies.
  • Develop and optimize Verilog/SystemVerilog RTL for functionality, performance, area, and timing.
  • Develop and maintain C/C++ reference models and ensure functional alignment between software models and RTL.
  • Drive IP integration, debug, validation, and bring-up across simulation, emulation, and FPGA environments.
  • Support FPGA synthesis, implementation, timing closure, hardware validation, and performance optimization.
  • Collaborate with architecture, verification, software, and system teams to enable platform bring-up and software development.
  • Own project planning, technical risk assessment, schedule estimation, and execution against committed milestones.
  • Drive productivity improvements through automation and AI-assisted design methodologies.
  • Mentor engineers and drive engineering best practices and design quality.

Desired Qualifications

  • Experience with multi-FPGA partitioning and system-level integration is highly desirable.
  • Experience with large-scale SoC prototyping, emulation-based validation, and software bring-up is preferred.
  • Experience with multi-FPGA prototyping and partitioning is preferred.
  • Exposure to HLS methodologies and cloud-based EDA workflows is preferred.
  • Familiarity with AI-assisted semiconductor design methodologies, Generative AI, automation frameworks, and engineering productivity tools is preferred.

About the Company

Qualcomm

Designs mobile chips and licenses wireless patents

Qualcomm designs the Snapdragon processors and modems inside many Android phones, and it licenses its wireless patents to device makers around the world. It helped commercialize CDMA, the cellular technology behind 3G networks, and its patents cover core parts of the 4G and 5G standards that phones use to connect. The company does not run its own chip factories; contract foundries make its chips, which it sells to makers of phones, PCs, cars, and connected devices. Device makers also pay Qualcomm royalties for using its patented technology, which forms a second business alongside chip sales. Qualcomm was founded in 1985 and is based in San Diego, California.

Company size
10,001+
Company stage
IPO
Headquarters
San Diego, CA
Founded
1985

Recently Posted Jobs

Explore more opportunities at Qualcomm

See more jobs