Q

Qualcomm

Designs mobile chips and licenses wireless patents

Server Structural Finite Element Analysis Engineer - Systems Engineering

Mechanical EngineeringConfirmed live in the last 24 hours
Full-timeSanta Clara, CA, USAIn-person

About the Job

Requirements

  • A Master's degree in Mechanical Engineering, Engineering Mechanics, Materials Science, Physics, or a related field.
  • At least 10 years of advanced finite element analysis experience in semiconductor packaging, microelectronics assembly, chip-package interaction, structural reliability, and interconnect technologies.
  • A strong foundation in structural and failure mechanics, materials science, thermo-mechanical behavior, fatigue, and creep, including experience applying nonlinear finite element analysis techniques such as contact, submodeling, thermal cycling, and interconnect reliability analysis.
  • Demonstrated experience modeling semiconductor-package failure mechanisms and correlating simulations with experimental, manufacturing, or qualification data.
  • Proficiency in ANSYS Workbench, ANSYS APDL, ABAQUS, or equivalent nonlinear finite element analysis tools.
  • Ability to operate independently and lead in cross-functional environments, with technical documentation, communication, and presentation skills.
  • A Bachelor's degree in Engineering, Information Systems, Computer Science, or a related field and at least 6 years of Systems Engineering or related work experience; or a Master's degree in those fields and at least 5 years of related experience; or a PhD in those fields and at least 4 years of related experience.

Responsibilities

  • Develop and apply advanced structural and thermo-mechanical finite element analysis methodologies for server systems-on-chip and advanced semiconductor packages, including chip-package interaction, package assembly, warpage, stress, deformation, and structural reliability.
  • Evaluate soldered and socketed packages under package assembly, surface-mount technology, socket and retention loading, cooling-system loading, temperature cycling, qualification, and operating conditions.
  • Analyze package-to-platform mechanical interaction among the system-on-chip package, printed circuit board, socket or retention system, heatsink or cold plate, and thermal interface materials, including TIM1.5.
  • Apply advanced finite element analysis techniques, including submodeling, contact analysis, material and geometric nonlinearity, viscoelasticity, creep, fatigue, fracture or damage mechanics, and coupled structural-thermal analysis as appropriate.
  • Develop physics-based reliability and life-prediction models for relevant failure mechanisms, including solder and bump fatigue, die and back-end-of-line stress, substrate and interposer cracking, delamination, and creep; perform board-level reliability and solder-joint reliability analyses to quantify damage accumulation, design margins, and expected life.
  • Perform sensitivity, uncertainty, and bounding analyses to identify dominant parameters, quantify structural risk, and guide package and platform architecture decisions before hardware is available.
  • Define model-validation and correlation strategies using material characterization, package and board measurements, reliability and qualification testing, manufacturing data, and system-level test results, including developing test vehicles and methods where needed.
  • Partner with package engineering and computational modeling teams to align modeling assumptions, material properties, process inputs, boundary conditions, revision control, correlation methodologies, and failure criteria.
  • Develop independent analyses, sensitivity studies, or targeted model cross-checks to reconcile differing predictions, quantify uncertainty, and evaluate server-specific package-to-platform boundary conditions.
  • Work with system and platform structural-analysis engineers to provide package mechanical properties, load limits, deformation behavior, and failure criteria supporting broader platform, system, and rack-level lifecycle analyses.
  • Apply expertise in package architectures and substrate technologies, including FCBGA, FCLGA/HFCBGA, chiplet-based designs, high-bandwidth memory integration, 2.5D interposers or bridges, and 3D packaging technologies.
  • Develop scalable workflows, automation, modeling standards, best-known methods, and validation frameworks.
  • Translate complex simulation results into clear design requirements and recommendations for cross-functional engineering teams, leadership, customers, and suppliers.

Desired Qualifications

  • Deep expertise in package mechanics, chip-package interaction, package assembly simulation, warpage prediction, die and back-end-of-line reliability, and solder or interconnect reliability.
  • Demonstrated experience with both soldered and socketed high-pin-count server packages and package interaction with printed circuit boards, sockets, retention hardware, heatsinks or cold plates, and thermal interface materials.
  • Proven experience developing physics-based reliability models and life predictions for solder joints, bumps, die and package structures, substrates, interposers, underfill, adhesives, or related failure mechanisms.
  • Proven simulation-to-test correlation using warpage measurements, strain or displacement measurements, material characterization, thermal-cycling data, mechanical loading tests, or qualification results.
  • Experience developing ANSYS APDL automation, reusable workflows, modeling standards, and best-known methods.
  • Experience with coupled structural-thermal analysis and mechanical/thermal co-optimization.
  • Understanding of server and Open Compute Project platform designs and associated assembly, handling, transportation, qualification, and operating environments.

About the Company

Qualcomm

Designs mobile chips and licenses wireless patents

Qualcomm designs the Snapdragon processors and modems inside many Android phones, and it licenses its wireless patents to device makers around the world. It helped commercialize CDMA, the cellular technology behind 3G networks, and its patents cover core parts of the 4G and 5G standards that phones use to connect. The company does not run its own chip factories; contract foundries make its chips, which it sells to makers of phones, PCs, cars, and connected devices. Device makers also pay Qualcomm royalties for using its patented technology, which forms a second business alongside chip sales. Qualcomm was founded in 1985 and is based in San Diego, California.

Company size
10,001+
Company stage
IPO
Headquarters
San Diego, CA
Founded
1985

Recently Posted Jobs

Explore more opportunities at Qualcomm

See more jobs