HW IP Designer - ASICS Engineering

Company:

Qualcomm France S.A.R.L.

Job Area:

Engineering Group, Engineering Group > ASICS Engineering

General Summary:

Qualcomm is a global leader in wireless technology and innovation. Our cutting-edge solutions power the world’s most advanced mobile, automotive, networks and IoT devices. We are seeking a talented, experimented, and motivated HW IP designer to join our team in Qualcomm France-QITC and contribute to the next generation of semiconductor designs.

Qualcomm Interconnect Technology Center (QITC) has been breaking ground in interconnect design for 15 years by providing more efficient SoC NoC with faster time to market than existing bus interconnects and continues to innovate and deliver technology in line with the very latest evolutions in SoC design. Our work is at the backbone of the SoC, interconnecting all major IP solutions at Qualcomm.

As a HW IP designer, you will join a tightly knit team of seasoned engineers, bring your creativity to the team and will be the owner of different units from specification, microarchitecture to RTL code.

Preferred Qualifications

• Master’s degree in electrical engineering, digital design
• 4/5 years of microelectronics definition and design
• Ability to create robust micro-architectures.
• Ability to write clear specification document.
• Proficient in RTL coding/simulation.
• Good acknowledge of SOC/ASIC design flow.
• Good knowledge of AMBA protocols, AXI, CHI,...
• Self-driven, analytical, creative and methodical.
• Teamwork spirit with good oral and written communication skills.
• Ability to work in an international and multi-sites context.

Principal Duties and Responsibilities

• Starting from a Product Definition Requirement document, you will interact with the Architecture team and elaborate the specification of the Unit.
• The specification document will then be reviewed with peers and the verification team and will be the starting point for RTL coding and verification.
• You will have to work closely with the verification team to make sure that the specification is well understood and verified, during all the development phases.
• You will also have to collaborate with exploration and support teams.
• Eventually you will also have to bring your expertise for debug and performs ECO when necessary.

Skills

• Python/Verilog/C++
• Git/Svn
• NcSim
• French/English

Minimum Qualifications:

• Bachelor's degree in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience.
OR
Master's degree in Science, Engineering, or related field and 1+ year of ASIC design, verification, validation, integration, or related work experience.
OR
PhD in Science, Engineering, or related field.

*References to a particular number of years experience are for indicative purposes only. Applications from candidates with equivalent experience will be considered, provided that the candidate can demonstrate an ability to fulfill the principal duties of the role and possesses the required competencies.

Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.

To all Staffing and Recruiting Agencies:Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.

If you would like more information about this role, please contact Qualcomm Careers.